參數(shù)資料
型號: AT85C51SND3B1-7FTUL
廠商: Atmel
文件頁數(shù): 5/119頁
文件大?。?/td> 0K
描述: IC DECODER/ENCODER DGTL 100CBGA
標準包裝: 90
類型: 音頻編碼器/解碼器
應用: 移動電話,手機,視頻顯示器
電壓 - 電源,數(shù)字: 1.65 V ~ 3.6 V
安裝類型: 表面貼裝
封裝/外殼: 100-TFBGA
供應商設備封裝: 100-CTBGA(9x9)
包裝: 托盤
102
AT85C51SND3B
7632D–MP3–01/07
At the end of the reset process (Full or High), the end of reset interrupt (EORSTI) is gen-
erated. Then the CPU should read the SPEED bit to know the speed mode of the
device.
Note that the USB device controller starts in the Full-speed mode after power on.
Endpoint Reset
An endpoint can be reset at any time by setting in the UERST register the bit corre-
sponding to the endpoint (EPRSTx). This resets:
the internal state machine on that endpoint,
the Rx and Tx banks are cleared and their internal pointers are restored,
the UEINTX, UESTA0X and UESTA1X are restored to their reset value.
The data toggle field remains unchanged.
The other registers remain unchanged.
The endpoint configuration remains active and the endpoint is still enabled.
The endpoint reset may be associated with a clear of the data toggle command (RSTDT
bit) as an answer to the CLEAR_FEATURE USB command.
USB Reset
When an USB reset is detected on the USB line, the next operations are performed by
the controller:
all the endpoints are disabled, except the default control endpoint,
the default control endpoint is reset (see Section “Endpoint Reset” for more details).
The data toggle of the default control endpoint is cleared.
Endpoint Selection
Prior to any operation performed by the CPU, the endpoint must first be selected. This is
done by:
Clearing EPNUMS.
Setting EPNUM with the endpoint number which will be managed by the CPU.
The CPU can then access to the various endpoint registers and data.
In the same manner, if the endpoint must be accessed by the DFC, it must first be
selected. This is done by:
Setting EPNUMS.
Setting EPNUM with the endpoint number which will be managed by the DFC.
Setting DFCRDY when the data-flow is ready to take place.
The DFC can then access to the banks (read / write).
The controller internally keeps in memory the EPNUM for the CPU and the EPNUM for
the DFC. In fact, there are 2 EPNUM registers multiplexed by the EPNUMS bit. Each of
them can be read or written by the CPU.
These two registers permits to easily switch from an endpoint under DFC data transfer
to the default control endpoint when a SETUP is received, without reprogramming the
EPNUM register:
Set EPNUMS,
EPNUM = endpointx
Set DFCRDY when the DFC transfer is ready to take place,
...<DFC transfer>...
SETUP received on endpoint0 (EPINT0 set, RXSTPI set),
相關PDF資料
PDF描述
JN1FS04FKK CONN PLUG 4POS R/A W/SOCKET SLD
AD1970JSTZRL IC ENCODER BTSC W/CODEC 48-LQFP
ADV7177KSZ IC DAC VIDEO NTSC 3-CH 44MQFP
VI-24L-CU-S CONVERTER MOD DC/DC 28V 200W
VI-24K-CU-S CONVERTER MOD DC/DC 40V 200W
相關代理商/技術參數(shù)
參數(shù)描述
AT85C51SND3B1N-DDV 功能描述:音頻 DSP Microcontroller RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
AT85C51SND3B1N-RTTUL 功能描述:音頻 DSP Microcontroller RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
AT85C51SND3B1-RTTUL 功能描述:音頻 DSP MP3/WMA USB2.0 w/o DAC+DC/DC RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
AT85C51SND3B2-RTTUL 功能描述:音頻 DSP Microcontroller RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
AT85C51SND3BX 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:MP3 Microcontrollers