- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381377 > ASM5I9658G-32-LR (ALLIANCE SEMICONDUCTOR CORP) 3.3V 1:10 LVCMOS PLL Clock Generator PDF資料下載
參數(shù)資料
| 型號： | ASM5I9658G-32-LR |
| 廠商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 3.3V 1:10 LVCMOS PLL Clock Generator |
| 中文描述： | 9658 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, GREEN, LQFP-32 |
| 文件頁數(shù)： | 4/14頁 |
| 文件大?。?/td> | 579K |
| 代理商： | ASM5I9658G-32-LR |
July 2005
rev 0.2
Table 3: ABSOLUTE MAXIMUM RATINGS
1
ASM5I9658
3.3V 1:10 LVCMOS PLL Clock Generator
4 of
14
Notice: The information in this document is subject to change without notice.
Symbol
V
CC
V
IN
V
OUT
I
IN
I
OUT
T
S
Note: 1 These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect
device reliability.
Characteristics
Min
-0.3
-0.3
Max
3.9
Unit
Condition
V
Supply Voltage
DC Input Voltage
V
CC
+0.3
V
CC
+0.3
±20
V
DC Output Voltage
-0.3
V
DC Input Current
mA
DC Output Current
Storage Temperature
±50
125
mA
°C
-65
Table 4: GENERAL SPECIFICATIONS
Symbol
V
TT
Characteristics
Min
Typ
V
CC
÷2
Max
Unit
V
Condition
Output Termination Voltage
MM
ESD Protection (Machine Model)
200
V
HBM
ESD Protection (Human Body Model)
2000
V
LU
Latch-Up Immunity
200
mA
C
PD
Power Dissipation Capacitance
10
pF
Per output
C
IN
Input Capacitance
LQFP 32 Thermal resistance junction to ambient
JESD 51-3, single layer test board
4.0
pF
Inputs
Natural
convection
83.1
86.0
°
C/W
73.3
68.9
75.4
70.9
°
C/W
°
C/W
°
C/W
°
C/W
100 ft/min
200 ft/min
63.8
57.4
65.3
59.6
400 ft/min
800 ft/min
59.0
54.4
52.5
60.6
55.7
53.8
°
C/W
°
C/W
°
C/W
°
C/W
°
C/W
Natural
convection
100 ft/min
200 ft/min
50.4
47.8
51.5
48.8
400 ft/min
800 ft/min
θ
JA
JESD 51-6, 2S2P multilayer test board
θ
JC
LQFP 32 Thermal resistance junction to case
23.0
26.3
°
C/W
MIL-SPEC 883E
Method 1012.1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM5I9658 | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9658-32-ER | 3.3V 1:10 LVCMOS PLL Clock Generator |
| ASM5I9772A | 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9772A-52-ER | 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9772A-52-ET | 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASM5I9772A | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9772A-52-ER | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9772A-52-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9772AG-52-ER | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9772AG-52-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。