參數(shù)資料
型號(hào): ASM5I9658G-32-LR
廠商: ALLIANCE SEMICONDUCTOR CORP
元件分類: 時(shí)鐘及定時(shí)
英文描述: 3.3V 1:10 LVCMOS PLL Clock Generator
中文描述: 9658 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
封裝: 7 X 7 MM, GREEN, LQFP-32
文件頁(yè)數(shù): 12/14頁(yè)
文件大?。?/td> 579K
代理商: ASM5I9658G-32-LR
July 2005
rev 0.2
ASM5I9658
3.3V 1:10 LVCMOS PLL Clock Generator
12 of
14
Notice: The information in this document is subject to change without notice.
32-lead TQFP Package
SECTION A-A
Dimensions
Inches
Min
….
0.0020
0.0374
0.3465
0.2717
0.3465
0.2717
0.0177
0.03937 REF
0.0035
0.0038
0.0118
0.0118
0.0031
0.031 BASE
Millimeters
Min
0.05
0.95
8.8
6.9
8.8
6.9
0.45
1.00 REF
0.09
0.097
0.30
0.30
0.08
0.8 BASE
Symbol
Max
0.0472
0.0059
0.0413
0.3622
0.2795
0.3622
0.2795
0.0295
Max
1.2
0.15
1.05
9.2
7.1
9.2
7.1
0.75
A
A1
A2
D
D1
E
E1
L
L1
T
T1
b
b1
R0
a
e
0.0079
0.0062
0.0177
0.0157
0.0079
0.2
0.157
0.45
0.40
0.2
相關(guān)PDF資料
PDF描述
ASM5I9658 3.3V 1:10 LVCMOS PLL Clock Generator
ASM5I9658-32-ER 3.3V 1:10 LVCMOS PLL Clock Generator
ASM5I9772A 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
ASM5I9772A-52-ER 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
ASM5I9772A-52-ET 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ASM5I9772A 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
ASM5I9772A-52-ER 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
ASM5I9772A-52-ET 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
ASM5I9772AG-52-ER 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
ASM5I9772AG-52-ET 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer