- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄298830 > AS4DDR16M72-8/XT (AUSTIN SEMICONDUCTOR INC) 16M X 72 DDR DRAM, 0.8 ns, PBGA219 PDF資料下載
參數(shù)資料
| 型號(hào)： | AS4DDR16M72-8/XT |
| 廠商： | AUSTIN SEMICONDUCTOR INC |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 16M X 72 DDR DRAM, 0.8 ns, PBGA219 |
| 封裝： | 32 X 25 MM, PLASTIC, BGA-219 |
| 文件頁(yè)數(shù)： | 1/19頁(yè) |
| 文件大?。?/td> | 363K |
| 代理商： | AS4DDR16M72-8/XT |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
iiiiiPEM
PEM
1.2 G
1.2 Gbbbbb SDRAM-DDR
SDRAM-DDR
AS4DDR16M72PBG
AS4DDR16M72PBG
Rev. 2.1 06/09
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1
Austin Semiconductor, Inc.
16Mx72 DDR SDRAM
iNTEGRATED Plastic Encapsulated Microcircuit
FEATURES
DDR SDRAM Data Rate = 200, 250, 266, 333Mbps
Package:
219 Plastic Ball Grid Array (PBGA), 32 x 25mm
2.5V ±0.2V core power supply
2.5V I/O (SSTL_2 compatible)
Differential clock inputs (CLK and CLK#)
Commands entered on each positive CLK edge
Internal pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
Programmable Burst length: 2,4 or 8
Bidirectional data strobe (DQS) transmitted/received
with data, i.e., source-synchronous data capture
(one per byte)
DQS edge-aligned with data for READs; center-aligned
with data for WRITEs
DLL to align DQ and DQS transitions with CLK
Four internal banks for concurrent operation
Two data mask (DM) pins for masking write data
Programmable IOL/IOH option
Auto precharge option
Auto Refresh and Self Refresh Modes
Industrial, Enhanced and Military Temperature
Ranges
Organized as 16M x 72/80
Weight: AS4DDR16M72PBG = 3.50 grams typical
* This product and or it’s specifications is subject to change without notice..
BENEFITS
40% SPACE SAVINGS
Reduced part count
Reduced I/O count
34% I/O Reduction
Reduced trace lengths for lower parasitic
capacitance
Suitable for hi-reliability applications
Laminate interposer for optimum TCE match
Upgradeable to 32M x 72 density
(AS4DDR32M72PBG)
Meets or exceeds published specifications of
White’s W3E16M72S-XBX
32
25
11.9
Monolithic Solution
Integrated MCP Solution
S
A
V
I
N
G
S
O
P
T
I
O
N
S
11.9
22.3
Area
5 x 265mm2 = 1328mm2 Plus
800mm2
40+%
I/O
Count
5 x 66 pins = 320 pins
219 Balls
34 %
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AS5C4008F-35LE/883C | 512K X 8 STANDARD SRAM, 35 ns, CDFP32 |
| AS5C512K8F-35LE/883C | 512K X 8 STANDARD SRAM, 35 ns, CDFP36 |
| AS6C1008-55PCN | IC,AS6C1008-55PCN,DIP-32 LP SRAM,55NS,128K X 8,2.7-5.5V |
| AS6C4008-55PCN | IC,AS6C4008-55PCN,DIP-32 LP SRAM,55NS,512K X 8,2.7-5.5V |
| AS6C4008-55SIN | IC,AS6C4008-55SIN,SOP-32 LP SRAM,55NS,512K X 8,2.7-5.5V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AS4DDR16M72PBG | 制造商:AUSTIN 制造商全稱(chēng):Austin Semiconductor 功能描述:16Mx72 DDR SDRAM iNTEGRATED Plastic Encapsulated Microcircuit |
| AS4DDR16M72PBG-10/ET | 制造商:Micross Components 功能描述:SDRAM-DDR, 1.2GB - Trays |
| AS4DDR16M72PBG-10/IT | 制造商:Micross Components 功能描述:SDRAM-DDR, 1.2GB - Trays |
| AS4DDR16M72PBG-10/XT | 制造商:Micross Components 功能描述:SDRAM-DDR, 1.2GB - Trays |
| AS4DDR16M72PBG-75/IT | 制造商:Micross Components 功能描述:SDRAM-DDR, 1.2GB - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。