- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364674 > AMIS-53000 Frequency Agile Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | AMIS-53000 |
| 英文描述： | Frequency Agile Transceiver |
| 中文描述： | 捷變頻收發(fā)器 |
| 文件頁(yè)數(shù)： | 84/99頁(yè) |
| 文件大小： | 2638K |
| 代理商： | AMIS-53000 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)當(dāng)前第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
AMIS-53000
Frequency Agile Transceiver
Data Sheet
7.2.2. AMIS-53000 in Slave Mode
The AMIS-53000 cannot be the slave for streaming data. The requirements of adding header information such as preamble or SOF
requires that the AMIS-53000 be in control of the data interface transfer. The receiver has similar requirements with removing the
header information.
As the slave for the data interface, the AMIS-53000 will simply issue an interrupt to the external host indicating data is available after a
data packet has been received.
For buffered transmit operation, the AMIS-53000 will issue an interrupt indicating it is ready to load the packet. After the packet is
received by the AMIS-53000, the transmitter is enabled, any packet formatting is done and the packet is sent.
7.2.3. Manchester Operation
Figure 47: Manchester Coded Data
If the Manchester option is selected in the data rate and format register, the AMIS-53000 will internally encode and decode both
transmit and receive data respectively. The format for the signal interface remains NRZ in this mode.
Table 100: Register Configuration Bits
7.2.4. Packet Framing
Three options bits located in the general options A register determine the method with which the transceiver will process packets: use
ID, length of packet (LOP) enable and cyclic redundancy check (CRC) enable. An additional bit in the TX config register enables the
buffered TX mode of operation.
General Options A
TX Config
SOF
Bit 7
Bit 6
Bit 5
Bit 3
Bit 2
All
Use
Comments
0
X
X
X
X
X
No ID
1
X
X
X
X
X
ID
X
X
0
X
X
X
No LOP
1
1
X
X
X
X
LOP/ID
The ID must be enabled with LOP for data alignment
X
No CRC
X
0
X
X
X
1
1
1
X
X
X
CRC/ID/LOP
X
1
X
1
X
X
Buffer/LOP
TX must have LOP enabled when using data buffering
X
X
X
0
X
X
No Buffer
X
X
X
X
0
X
Chip ID
X
X
X
X
1
X
Global ID
X
X
X
X
X
0x00
No SOF
X
X
X
X
All other
SOF
Certain configurations require SOF to detect ID byte
84
AMI Semiconductor
– Aug. 05, Rev. 1.0
www.amis.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AMIS-53000-M | Frequency Agile Transceiver |
| AMIS-53050 | Frequency Agile Transceiver |
| AMIS-710650 | Color CIS Module Analog Video Output |
| AMIS-710650-A6 | Color CIS Module Analog Video Output |
| AMIS-710651 | Color CIS Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AMIS53000/19608-001XT | 制造商:AMI Semiconductor 功能描述: 制造商:NTE Electronics 功能描述: |
| AMIS53000/SAMPLE | 制造商:AMI Semiconductor 功能描述: 制造商:NTE Electronics 功能描述: |
| AMIS-53000-I/A | 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver |
| AMIS-53000-M | 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver |
| AMIS-53050 | 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSC - 300-960MHZ, XTRA LOW RX PW, LQFP - Trays 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSC - 300-960MHZ, XTRA LOW RX PW, LQFP - Tape and Reel 制造商:ON Semiconductor 功能描述:WIRELESS LP TRANSC - 300-960MHZ, SPI INTERFACE:GANG XC, LQFP - Trays 制造商:ON Semiconductor 功能描述:WIRELESS LP TRANSC - 300-960MHZ, SPI INTERFACE:GANG XC, LQFP - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。