參數(shù)資料
型號： AMIS-53000
英文描述： Frequency Agile Transceiver
中文描述： 捷變頻收發(fā)器
文件頁數(shù)： 33/99頁
文件大小： 2638K
代理商： AMIS-53000
AMIS-53000
Frequency Agile Transceiver
Data Sheet
6.1.4.1.
I2C Device Addressing
A control byte is the first byte received following the start condition from the master device. The control byte consists of a 7-bits for the
device address, and 1-bit for a read or write command. For the AMIS-53000, the device address is ‘0110100’ binary. The last bit of the
control byte defines the operation to be performed. When set to ‘1’, a read operation is selected. When set to ‘0’, a write operation is
selected. Following the start condition, the AMIS-53000 monitors the SDA bus checking the device type identifier being transmitted.
Upon receiving its device address, the AMIS-53000 outputs an acknowledge signal on the SDA line. Depending on the state of the R/W
bit, the AMIS-53000 will select a read or write operation.
6.1.4.2.
Single Register Write
Figure 27: Single Control Data Read/Write with the I
2
C Interface
The master device issues the start condition, then issues the device address, and then issues the single R/W bit, a logic low state. This
indicates to the addressed slave receiver that a byte with a register address will follow after the slave has generated an acknowledge bit
during the ninth clock cycle. Therefore, the next byte transmitted by the master is the register address to be written with data. After
receiving another acknowledge signal from the AMIS-53000, the master device will transmit the data word to be written, and the
AMIS-53000 will acknowledge again. The write cycle ends with the master generating a stop condition.
A similar approach is used to read a register value. The master device issues the start condition, then issues the device address, and
then issues the single R/W bit, a logic low state. This indicates to the addressed slave receiver that a byte with a register address will
follow after the slave has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master
is the register address to be read. After receiving another acknowledge signal from the AMIS-53000, the master device will immediately
follow with another start sequence, however, the R/W bit is now set high telling the slave device that the master wants the contents of
the register (addressed with the write command) to be placed on the SDA bus line. After 8 bits of data are read by the master, the
master does not acknowledge but sends the stop sequence.
33
AMI Semiconductor
– Aug. 05, Rev. 1.0
www.amis.com
相關PDF資料
PDF描述
AMIS-53000-M Frequency Agile Transceiver
AMIS-53050 Frequency Agile Transceiver
AMIS-710650 Color CIS Module Analog Video Output
AMIS-710650-A6 Color CIS Module Analog Video Output
AMIS-710651 Color CIS Module
相關代理商/技術參數(shù)
參數(shù)描述
AMIS53000/19608-001XT 制造商:AMI Semiconductor 功能描述: 制造商:NTE Electronics 功能描述:
AMIS53000/SAMPLE 制造商:AMI Semiconductor 功能描述: 制造商:NTE Electronics 功能描述:
AMIS-53000-I/A 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver
AMIS-53000-M 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver
AMIS-53050 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSC - 300-960MHZ, XTRA LOW RX PW, LQFP - Trays 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSC - 300-960MHZ, XTRA LOW RX PW, LQFP - Tape and Reel 制造商:ON Semiconductor 功能描述:WIRELESS LP TRANSC - 300-960MHZ, SPI INTERFACE:GANG XC, LQFP - Trays 制造商:ON Semiconductor 功能描述:WIRELESS LP TRANSC - 300-960MHZ, SPI INTERFACE:GANG XC, LQFP - Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*