- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364674 > AMIS-53000 Frequency Agile Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | AMIS-53000 |
| 英文描述： | Frequency Agile Transceiver |
| 中文描述： | 捷變頻收發(fā)器 |
| 文件頁數(shù)： | 32/99頁 |
| 文件大小： | 2638K |
| 代理商： | AMIS-53000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
AMIS-53000
Frequency Agile Transceiver
Data Sheet
Figure 25 shows a single read or single write control data transfer. The operation starts with SSN transitioning low to indicate a start of
transfer. The first two bits transferred are the instruction for the slave interface of the AMIS-53000, IN1 and IN0. Following the
instruction are the six address bits to specify which address to read or write from. If the instruction is to write a register, the data to be
written to address location A<5:0> is specified with the next 8 bits, D<7:0>. If the operation is a read, the slave output buffer is enabled
at the end of the address bits, and the data bits D<7:0> are buffered out of the part MSB first.
For single read/write, the SSN line can remain active between successive read and write operations.
Figure 26: Sequential Control Register Read/Write Using the 3-Wire Interface
Figure 26 is a diagram for sequential reads or sequential writes for 3-wire control data transfer. The format of the instruction and
address is identical to that for a single read/write operation, with the address corresponding to the first register location to read or write.
The first 8 bits of data transferred correspond to the address selected. The address is internally incremented after each data byte
transferred. This task is most useful for writing to or reading from variables spanning over multiple address locations such as the
fractional PLL word (registers 03-05).
The SSN line must be de-asserted at the completion of a sequential read/write in order for the slave SPI controller to correctly interpret
the next 8 bits as a command and not data.
6.1.4. I
2
C Interface
The I
2
C interface for the AMIS-53000 is compatible with the Philip Semiconductor I
2
C standard, with the AMIS-53000 as the slave
device.
32
AMI Semiconductor
– Aug. 05, Rev. 1.0
www.amis.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AMIS-53000-M | Frequency Agile Transceiver |
| AMIS-53050 | Frequency Agile Transceiver |
| AMIS-710650 | Color CIS Module Analog Video Output |
| AMIS-710650-A6 | Color CIS Module Analog Video Output |
| AMIS-710651 | Color CIS Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AMIS53000/19608-001XT | 制造商:AMI Semiconductor 功能描述: 制造商:NTE Electronics 功能描述: |
| AMIS53000/SAMPLE | 制造商:AMI Semiconductor 功能描述: 制造商:NTE Electronics 功能描述: |
| AMIS-53000-I/A | 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver |
| AMIS-53000-M | 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver |
| AMIS-53050 | 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSC - 300-960MHZ, XTRA LOW RX PW, LQFP - Trays 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSC - 300-960MHZ, XTRA LOW RX PW, LQFP - Tape and Reel 制造商:ON Semiconductor 功能描述:WIRELESS LP TRANSC - 300-960MHZ, SPI INTERFACE:GANG XC, LQFP - Trays 制造商:ON Semiconductor 功能描述:WIRELESS LP TRANSC - 300-960MHZ, SPI INTERFACE:GANG XC, LQFP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。