- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364674 > AMIS-53000 Frequency Agile Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | AMIS-53000 |
| 英文描述： | Frequency Agile Transceiver |
| 中文描述： | 捷變頻收發(fā)器 |
| 文件頁(yè)數(shù)： | 80/99頁(yè) |
| 文件大小： | 2638K |
| 代理商： | AMIS-53000 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
AMIS-53000
Frequency Agile Transceiver
Data Sheet
7.1.6. Start of Frame
The start of frame byte is transmitted when this register is non-zero. It’s used as an aid for the receiver clock and data recovery circuit
in modes where the fast phase alignment feature is enabled.
Table 90: Start of Frame - 0X19 [25]
Bit
Name
Comment
7:0
SOF [7:0]
8-bit code sent prior to chip ID in TX and Burst
7.1.7. Data Rate 1
The data rate 1 and data rate 0 registers are used to set user defined data rates. These registers are loaded from ROM when a
discrete data rate is selected. The following equation is used to calculate the value for CUST_DR:
where DataRate is the desired data rate, and F
sample_clock
is the frequency selected for the sample clock. This register is loaded with the
discrete rate if selected.
Table 91: Data Rate1 - 0X29 [41]
Bit
Name
Comment
7:0
CUST_DR [15:8]
Upper byte of user defined data rate/discrete data rate
7.1.8. Data Rate 0
Table 92: Data Rate0 - 0X2A [42]
Bit
Name
7:0
CUST_DR [7:0]
Comment
Lower byte of user defined data rate/discrete data rate
7.1.9. CRC Polynomial
This register allows a designer to change the CRC Polynomial used in the AMIS-53000. The register represents the presence of the
powers in the CRC equation. For example:
The Polynomial x8+x5+x2+x+1 is encoded by assuming the polynomial will always have a high order bit.
So the binary representation is: 1 0010 0111
This is set as the value 0X27 (HEX) in the register
(See “Koopman, P. & Chakravarty, T., “ Ccylic Redundancy Code (CRC) Polynomial Selection For Embedded Networks” DSN04, June
2004.” for more information.)
Table 93: CRC Poly - 0X30 [48]
Bit
Name
Comment
7:0
CRC_POLY [7:0]
CRC polynomial value
80
AMI Semiconductor
– Aug. 05, Rev. 1.0
www.amis.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AMIS-53000-M | Frequency Agile Transceiver |
| AMIS-53050 | Frequency Agile Transceiver |
| AMIS-710650 | Color CIS Module Analog Video Output |
| AMIS-710650-A6 | Color CIS Module Analog Video Output |
| AMIS-710651 | Color CIS Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AMIS53000/19608-001XT | 制造商:AMI Semiconductor 功能描述: 制造商:NTE Electronics 功能描述: |
| AMIS53000/SAMPLE | 制造商:AMI Semiconductor 功能描述: 制造商:NTE Electronics 功能描述: |
| AMIS-53000-I/A | 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver |
| AMIS-53000-M | 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver |
| AMIS-53050 | 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSC - 300-960MHZ, XTRA LOW RX PW, LQFP - Trays 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSC - 300-960MHZ, XTRA LOW RX PW, LQFP - Tape and Reel 制造商:ON Semiconductor 功能描述:WIRELESS LP TRANSC - 300-960MHZ, SPI INTERFACE:GANG XC, LQFP - Trays 制造商:ON Semiconductor 功能描述:WIRELESS LP TRANSC - 300-960MHZ, SPI INTERFACE:GANG XC, LQFP - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。