
356
Index
AMD 64-Bit Technology
24593—Rev. 3.09—September 2003
BSF instruction........................................... 65
BSR instruction........................................... 65
BSWAP instruction..................................... 57
BT instruction ............................................. 65
BTC instruction........................................... 65
BTR instruction .......................................... 65
BTS instruction........................................... 65
busy (B) bit................................................ 292
BX register ............................................ 29, 30
byte ordering......................................... 16, 57
byte registers............................................... 33
C
C3–C0 bits ................................................. 292
cache.......................................................... 117
cachability.............................................. 225
coherency................................................ 120
line .......................................................... 120
management..................................... 79, 122
pollution ................................................. 121
prefetching............................................. 122
stale lines................................................ 124
cache management instructions................ 79
CALL instruction............................ 72, 83, 96
caller-save parameter passing ................. 223
canonical address form .............................. 18
carry flag ..................................................... 39
CBW instruction.......................................... 54
CDQ instruction.......................................... 54
CDQE instruction ....................................... 54
CF bit........................................................... 39
CH register............................................ 29, 30
CL register............................................. 29, 30
clamping.................................................... 149
CLC instruction........................................... 75
CLD instruction .......................................... 75
clearing the MMX state ........... 223, 247, 279
CLFLUSH instruction................................ 79
CLI instruction............................................ 76
CMC instruction.......................................... 75
CMOVcc instructions.................................. 49
CMP instruction.......................................... 64
CMPPD instruction................................... 203
CMPPS instruction................................... 203
CMPS instruction........................................ 68
CMPSB instruction..................................... 68
CMPSD instruction............................. 68, 203
CMPSQ instruction..................................... 68
CMPSS instruction ................................... 203
CMPSW instruction.................................... 68
CMPXCHG instruction............................... 78
CMPXCHG8B instruction.......................... 78
COMISD instruction ................................ 205
COMISS instruction................................. 205
commit............................................... xxii, 113
compare instructions
327
compatibility mode.............................. xxii, 9
complex address......................................... 19
condition codes (C3–C0).......................... 292
conditional moves .............................. 49, 319
constants................................................... 320
control instructions (x87)........................ 331
control transfers............................. 19, 69, 93
control word.............................................. 293
CPUID instruction ....... 79, 90, 209, 273, 336
CQO instruction ......................................... 54
CR0.EM bit............................................... 299
CVTDQ2PD instruction........................... 166
CVTDQ2PS instruction............................ 166
CVTPD2DQ instruction........................... 193
CVTPD2PI instruction..................... 194, 266
CVTPD2PS instruction............................ 192
CVTPI2PD instruction..................... 167, 250
CVTPI2PS instruction ..................... 166, 250
CVTPS2DQ instruction............................ 193
CVTPS2PD instruction............................ 192
CVTPS2PI instruction ..................... 194, 266
CVTSD2SI instruction............................. 195
CVTSD2SS instruction ............................ 192
CVTSI2SD instruction............................. 167
CVTSI2SS instruction.............................. 167
CVTSS2SD instruction ............................ 192
CVTSS2SI instruction.............................. 195
CVTTPD2DQ instruction......................... 193
CVTTPD2PI instruction .................. 194, 266
CVTTPS2DQ instruction......................... 193
CVTTPS2PI instruction................... 194, 266
CVTTSD2SI instruction........................... 195
CVTTSS2SI instruction ........................... 195
CWD instruction......................................... 54
CWDE instruction...................................... 54
CX register............................................ 29, 30
D
DAA instruction ................................... 56, 83
DAS instruction.................................... 56, 83
data conversion instructions.... 54, 166, 192,
250, 266, 317
data reordering instructions ... 168, 195, 251
data transfer instructions. 49, 162, 187, 248,
317
data types
128-bit media......................................... 145
64, 183, 202, 262, 271,