
Figures
xiii
24593—Rev. 3.09—September 2003
AMD 64-Bit Technology
Figure 4-35.ADDPS Arithmetic Operation. . . . . . . . . . . . . . . . . . . . . . . . . . 198
Figure 4-36.CMPPD Compare Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . 204
Figure 4-37.COMISD Compare Operation . . . . . . . . . . . . . . . . . . . . . . . . . . 206
Figure 4-38.SIMD Floating-Point Detection Process. . . . . . . . . . . . . . . . . . 217
Figure 5-1. Parallel Integer Operations on Elements of Vectors . . . . . . . 231
Figure 5-2. Unpack and Interleave Operation . . . . . . . . . . . . . . . . . . . . . . 232
Figure 5-3. Shuffle Operation (1 of 256) . . . . . . . . . . . . . . . . . . . . . . . . . . . 233
Figure 5-4. Multiply-Add Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 234
Figure 5-5. Branch-Removal Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235
Figure 5-6. Floating-Point (3DNow! Instruction) Operations . . . . . . . . 236
Figure 5-7. 64-bit Media Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 237
Figure 5-8. 64-Bit Media Data Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 239
Figure 5-9. 64-Bit Floating-Point (3DNow!) Vector Operand . . . . . . . . . . 243
Figure 5-10.Mnemonic Syntax for Typical Instruction . . . . . . . . . . . . . . . . 246
Figure 5-11.MASKMOVQ Move Mask Operation . . . . . . . . . . . . . . . . . . . . 249
Figure 5-12.PACKSSDW Pack Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . 252
Figure 5-13.PUNPCKLWD Unpack and Interleave Operation . . . . . . . . . 253
Figure 5-14.PSHUFW Shuffle Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . 254
Figure 5-15.PSWAPD Swap Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 255
Figure 5-16.PMADDWD Multiply-Add Operation. . . . . . . . . . . . . . . . . . . . 259
Figure 5-17.PFACC Accumulate Operation. . . . . . . . . . . . . . . . . . . . . . . . . 269
Figure 6-1. x87 Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 287
Figure 6-2. x87 Physical and Stack Registers . . . . . . . . . . . . . . . . . . . . . . . 288
Figure 6-3. x87 Status Word Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 290
Figure 6-4. x87 Control Word Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . 293
Figure 6-5. x87 Tag Word Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 296
Figure 6-6. x87 Pointers and Opcode State. . . . . . . . . . . . . . . . . . . . . . . . . 297
Figure 6-7. x87 Data Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 301
Figure 6-8. x87 Floating-Point Data Types . . . . . . . . . . . . . . . . . . . . . . . . . 302
Figure 6-9. x87 Packed Decimal Data Type . . . . . . . . . . . . . . . . . . . . . . . . 304
Figure 6-10.Mnemonic Syntax for Typical Instruction . . . . . . . . . . . . . . . . 316