
Figures
xi
24593—Rev. 3.09—September 2003
AMD 64-Bit Technology
Figures
Figure 1-1. Application-Programming Register Set. . . . . . . . . . . . . . . . . . . . 2
Figure 2-1. Virtual-Memory Segmentation . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 2-2. Segment Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 2-3. Long-Mode Memory Management . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 2-4. Legacy-Mode Memory Management . . . . . . . . . . . . . . . . . . . . . 15
Figure 2-5. Byte Ordering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 2-6. Example of 10-Byte Instruction in Memory. . . . . . . . . . . . . . . . 18
Figure 2-7. Complex Address Calculation (Protected Mode) . . . . . . . . . . . 19
Figure 2-8. Near and Far Pointers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 2-9. Stack Pointer Mechanism . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 2-10.Instruction Pointer (rIP) Register . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 3-1. General-Purpose Programming Registers . . . . . . . . . . . . . . . . . 28
Figure 3-2. General Registers in Legacy and Compatibility Modes. . . . . . 29
Figure 3-3. General Registers in 64-Bit Mode. . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 3-4. GPRs in 64-Bit Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 3-5. rFLAGS Register—Flags Visible to Application Software . . . 38
Figure 3-6. General-Purpose Data Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Figure 3-7. Mnemonic Syntax Example. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Figure 3-8. BSWAP Doubleword Exchange. . . . . . . . . . . . . . . . . . . . . . . . . . 57
Figure 3-9. Privilege-Level Relationships. . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Figure 3-10.Procedure Stack, Near Call. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
Figure 3-11.Procedure Stack, Far Call to Same Privilege . . . . . . . . . . . . . . 98
Figure 3-12.Procedure Stack, Far Call to Greater Privilege . . . . . . . . . . . . 99
Figure 3-13.Procedure Stack, Near Return . . . . . . . . . . . . . . . . . . . . . . . . . 100
Figure 3-14.Procedure Stack, Far Return from Same Privilege . . . . . . . . 101
Figure 3-15.Procedure Stack, Far Return from Less Privilege . . . . . . . . . 101
Figure 3-16.Procedure Stack, Interrupt to Same Privilege . . . . . . . . . . . . 108
Figure 3-17.Procedure Stack, Interrupt to Higher Privilege . . . . . . . . . . . 109
Figure 3-18.I/O Address Space . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Figure 3-19.Memory Hierarchy Example. . . . . . . . . . . . . . . . . . . . . . . . . . . 119
Figure 4-1. Parallel Operations on Vectors of Integer Elements . . . . . . . 129