參數(shù)資料
型號： AM79C970AKCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝： PLASTIC, QFP-132
文件頁數(shù)： 97/219頁
文件大小： 1065K
代理商： AM79C970AKCW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁當前第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
97
Am79C970A
Power Savings Modes
The PCnet-PCI II controller supports two hardware
power savings modes. Both are entered by driving the
SLEEP
pin LOW.
The power down mode that yields the most power sav-
ings is called coma mode. In coma mode, the entire
device is shut down. All inputs are ignored except the
SLEEP
pin itself. Coma mode is enabled when AWAKE
(BCR2, bit 2) is at its default value of ZERO and
SLEEP
is asserted.
The second power saving mode is called snooze mode.
In snooze mode, enabled by setting AWAKE to ONE
and driving the
SLEEP
pin LOW, the T-MAU receive cir-
cuitry will remain active even while the
SLEEP
pin is
driven LOW. The
LNKST
output is the only one of the
LED pins that continues to function. All other sections of
the device are shut down. The LNKSTE bit must be set
in BCR4 to enable indication of a good 10BASE-T link if
there are link beat pulses or valid frames present. This
LNKST
pin can be used to drive an LED and/or external
hardware that directly controls the
SLEEP
pin of the
PCnet-PCI II controller. This configuration effectively
wakes the system when there is any activity on the
10BASE-T link. Snooze mode can be used only if the
T-MAU is the selected network port. Link beat pulses
are not transmitted during snooze mode.
The
SLEEP
pin must not be asserted while the PCnet-
PCI II controller is requesting the bus or while a slave or
bus master cycle is in progress. A recommended
method is to set the PCnet-PCI II controller into
suspend
mode by setting the SPND bit in CSR5 to ONE
prior to asserting the
SLEEP
pin. Another recom-
mended method is to
stop
the device by setting the
STOP bit in CSR0 to ONE prior to asserting the
SLEEP
pin.
Before the sleep mode is invoked, the PCnet-PCI II
controller will perform an internal S_RESET. This
S_RESET operation will not affect the values of the BCR
registers or the PCI configuration space. S_RESET ter-
minates all network activity abruptly. The host can use
the suspend mode (SPND, CSR5, bit 0) to terminate all
network activity in an orderly sequence before issuing
an S_RESET.
When coming out of the sleep mode, the PCnet-PCI II
controller can be programmed to generate an interrupt
and inform the driver about the wake-up. The
PCnet-PCI II controller will set SLPINT (CSR5, bit 9),
when coming out of the sleep mode.
INTA
will be
asserted, when the enable bit SLPINTE (CSR5, bit 8) is
set to ONE. Note that the assertion of
INTA
due to
SLPINT is not dependent on the main interrupt enable
bit INEA (CSR0, bit 6), which will be cleared by the reset
going into the sleep mode.
The
SLEEP
pin should not be asserted during power
supply ramp-up. If it is desired that
SLEEP
be asserted
at power up time, then the system must delay the asser-
tion of
SLEEP
until three clock cycles after the comple-
tion of a hardware reset operation.
IEEE 1149.1 Test Access Port Interface
An IEEE 1149.1 compatible boundary scan Test Access
Port is provided for board level continuity test and diag-
nostics. All digital input, output and input/output pins are
tested. Analog pins, including the AUI differential driver
(DO
±
) and receivers (DI
±
, CI
±
), and the crystal input
(XTAL1/XTAL2) pins, are not tested. The T-MAU drivers
TXD
±
, TXP
±
and receiver RXD
±
are also not tested.
The following is a brief summary of the IEEE 1149.1
compatible test functions implemented in the
PCnet-PCI II controller.
Boundary Scan Circuit
The boundary scan test circuit requires four pins (TCK,
TMS, TDI and TDO), defined as the Test Access Port
(TAP). It includes a finite state machine (FSM), an in-
struction register, a data register array, and a power-on
reset circuit. Internal pull-up resistors are provided for
the TDI, TCK, and TMS pins. The boundary scan circuit
remains active during Sleep mode.
TAP Finite State Machine
The TAP engine is a 16-state finite state machine
(FSM), driven by the Test Clock (TCK) and the Test
Mode Select (TMS) pins. An independent power-on
reset circuit is provided to ensure the FSM is in the
TEST_LOGIC_RESET state at power-up. The FSM
is also reset when TMS and TDI are high for five
TCK periods.
Supported Instructions
In addition to the minimum IEEE 1149.1 requirements
(BYPASS, EXTEST, and SAMPLE instructions), three
additional
instructions
(IDCODE,
SETBYP) are provided to further ease board-level test-
ing. All unused instruction codes are reserved. See the
following table for a summary of supported instructions.
TRIBYP
and
相關(guān)PDF資料
PDF描述
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AM79C970AVC\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: 制造商:AMD 功能描述:
AM79C970AVC-G 制造商:Rochester Electronics LLC 功能描述:
AM79C970AVCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*