參數(shù)資料
型號： AM79C970AKC
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13
封裝： CARRIER RING, PLASTIC, QFP-132
文件頁數(shù)： 216/219頁
文件大?。?/td> 1065K
代理商： AM79C970AKC
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁當前第216頁第217頁第218頁第219頁
AMD
E-2
Am79C970A
I
Pin to disable external transceiver or DC-to-DC
converter. Polarity of assertion state
programmable.
LIST OF REGISTER BIT CHANGES
PCI Configuration Space
Command Register
I
ADSTEP (bit 7) now hardwired to ZERO. Was
hardwired to ONE.
I
MEMEN (bit 1) now read/write accessible. Was
hardwired to ZERO.
Status Register
I
PERR (bit 15) now cleared by H_RESET. Was not
effected by H_RESET.
I
SERR (bit 14) now cleared by H_RESET. Was not
effected by H_RESET.
I
RMABORT (bit 13) now cleared by H_RESET.
Was not effected by H_RESET.
I
RTABORT (bit 12) now cleared by H_RESET. Was
not effected by H_RESET.
I
STABORT (bit 11) now cleared by H_RESET. Was
not effected by H_RESET.
I
DATAPERR (bit 8) now cleared by H_RESET.
Was not effected by H_RESET.
I
FBTBC (bit 7) now hardwired to ONE. Was hard-
wired to ZERO.
Revision ID Register
I
This 8-bit register is now hardwired to 1xh. It was
hardwired to 0xh.
Latency Timer Register
I
This 8-bit register is now read/write accessible.
Was hardwired to ZERO.
I/O Base Address Register
I
IOBASE (bits 31–5) now cleared by H_RESET.
Was not effected by H_RESET.
Memory Mapped I/O Base Address Register
I
New 32-bit register. Was reserved, read as ZERO,
writes have no effect.
Expansion ROM Base Address Register
I
New 32-bit register. Was reserved, read as ZERO,
writes have no effect.
Interrupt Line Register
I
This 8-bit register is now cleared by H_RESET.
Was not effected by H_RESET.
MIN_GNT Register
I
New 8-bit register. Was reserved, read as ZERO,
writes have no effect.
MAX_LAT Register
I
New 8-bit register. Was reserved, read as ZERO,
writeshave no effect.
Control And Status Registers
CSR0: PCnet-PCI II controller Control and Status
Register
I
In addition to the existing interrupt flags, INTR (bit
7), the interrupt summary bit, is also affected by
the new interrupt flags Excessive Deferral Interrupt
(EXDINT), Magic Packet Interrupt (MPINT) Sleep
Interrupt (SLPINT), System Interrupt (SINT) and
User Interrupt (UINT).
CSR3: Interrupt Masks and Deferral
Control
I
New bit: DXSUFLO (bit 6), Disable Transmit Stop
on Underflow error. Was reserved location, read
and written as ZERO.
CSR4: Test and Features Control
I
New bit: UINTCMD (bit 7), User Interrupt Com-
mand. Was reserved location, read and written
as ZERO.
I
New bit: UINT (bit 6), User Interrupt. Was reserved
location, read as ZERO, written as ONE or ZERO.
CSR5:
I
New bit: TOKINTD (bit 15), Transmit OK Interrupt
Disable. Was reserved location, read and written
as ZERO.
I
New bit: LTINTEN (bit 14), Last Transmit Interrupt
Enable. Was reserved location, read and written as
ZERO.
I
New bit: SINT (bit 11), System Interrupt. Was re-
served location, read and written as ZERO.
I
New bit: SINTE (bit 10), System Interrupt Enable.
Was reserved location, read and written as ZERO.
I
New bit: SLPINT (bit 9), Sleep Interrupt. Was re-
served location, read and written as ZERO.
I
New bit: SLPINTE (bit 8), Sleep Interrupt Enable.
Was reserved location, read and written as ZERO.
I
New bit: EXDINT (bit 7), Excessive Deferral Inter-
rupt. Was reserved location, read and written as
ZERO.
I
New bit: EXDINTE (bit 6), Excessive Deferral Inter-
rupt Enable. Was reserved location, read and writ-
ten as ZERO.
I
New bit: MPPLBA (bit 5), Magic Packet Physical
Logical Broadcast Accept. Was reserved location,
read and written as ZERO.
I
New bit: MPINT (bit 4), Magic Packet Interrupt.
Was reserved location, read and written as ZERO.
I
New bit: MPINTE (bit 3), Magic Packet Interrupt
Enable. Was reserved location, read and written as
ZERO.
I
New bit: MPEN (bit 2), Magic Packet Enable. Was
reserved location, read and written as ZERO.
相關(guān)PDF資料
PDF描述
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*