參數(shù)資料
型號： AM79C970AKC
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13
封裝： CARRIER RING, PLASTIC, QFP-132
文件頁數(shù)： 167/219頁
文件大小： 1065K
代理商： AM79C970AKC
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁當前第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
167
Am79C970A
LCOL is set. The value of the
ONE bit is written by the
PCnet-PCI II controller. This bit
has meaning only if the ENP bit
is set.
26
DEF
Deferred indicates that the
PCnet-PCI II controller had to
defer while trying to transmit a
frame. This condition occurs if
the channel is busy when the
PCnet-PCI II controller is ready
to transmit. DEF is set by
the PCnet-PCI II controller and
cleared by the host.
25
STP
Start of Packet indicates that
this is the first buffer to be used
by the PCnet-PCI II controller
for this frame. It is used for data
chaining buffers. The STP bit
must be set in the first buffer of
the frame, or the PCnet-PCI II
controller will skip over the
descriptor and poll the next de-
scriptor(s) until the OWN and
STP bits are set. STP is set by
the host and is not changed by
the PCnet-PCI II controller.
24
ENP
End of Packet indicates that this
is the last buffer to be used by the
PCnet-PCI II controller for this
frame. It is used for data chaining
buffers. If both STP and ENP
are set, the frame fits into one
buffer and there is no data
chaining. ENP is set by the host
and is not changed by the
PCnet-PCI II controller.
23
BPE
Bus Parity Error is set by the
PCnet-PCI II controller when a
parity error occurred on the bus
interface during a data transfers
from the transmit buffer associ-
ated with this descriptor. The
PCnet-PCI II controller will only
set BPE when the advanced par-
ity error handling is enabled by
setting APERREN (BCR20, bit
10) to ONE. BPE is set by the
PCnet-PCI II controller and
cleared by the host.
This bit does not exist, when the
PCnet-PCI II controller is pro-
grammed to use 16-bit software
structures for the descriptor
ring entries (BCR20, bits 7–0,
SWSTYLE is cleared to ZERO).
22–16
RES
Reserved locations.
15–12 ONES
These four bits must be written
as ONEs. This field is written by
the host and unchanged by the
PCnet-PCI II controller.
11–00 BCNT
Buffer Byte Count is the usable
length of the buffer pointed to by
this descriptor, expressed as the
two’s complement of the length
of the buffer. This is the
number of bytes from this buffer
that will be transmitted by the
PCnet-PCI II controller. This field
is written by the host and is not
changed by the PCnet-PCI II
controller. There are no minimum
buffer size restrictions.
TMD2
Bit
Name
Description
31
BUFF
Buffer
the PCnet-PCI II controller
during transmission when the
PCnet-PCI II controller does not
find the ENP flag in the current
descriptor and does not own the
next descriptor. This can occur in
either of two ways:
error
is
set
by
1. The OWN bit of the next de-
scriptor is ZERO.
2. FIFO underflow occurred be-
fore the PCnet-PCI II con-
troller obtained the STATUS
byte (TMD1[31:24]) of the
next descriptor. BUFF is set
by the PCnet-PCI II controller
and cleared by the host.
If a Buffer Error occurs, an Un-
derflow Error will also occur.
BUFF is not valid when LCOL or
RTRY error is set during transmit
data chaining. BUFF is set by
the PCnet-PCI II controller and
cleared by the host.
30
UFLO
Underflow error indicates that the
transmitter has truncated a mes-
sage because it could not read
data from memory fast enough.
UFLO indicates that the FIFO
has emptied before the end of the
frame was reached.
When DXSUFLO (CSR3, bit 6) is
cleared to ZERO, the transmitter
is turned off when an UFLO error
occurs (CSR0, TXON = 0).
When DXSUFLO is set to ONE,
the PCnet-PCI II controller
gracefully recovers from an
UFLO error. It scans the transmit
descriptor ring until it finds the
相關(guān)PDF資料
PDF描述
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*