- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970AKC (ADVANCED MICRO DEVICES INC) PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product PDF資料下載
參數(shù)資料
| 型號： | AM79C970AKC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13 |
| 封裝： | CARRIER RING, PLASTIC, QFP-132 |
| 文件頁數(shù)： | 159/219頁 |
| 文件大?。?/td> | 1065K |
| 代理商： | AM79C970AKC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁當(dāng)前第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
159
Am79C970A
Read/Write
when either the STOP or the
SPND bit is set. The SWSTYLE
register will contain the value 00h
following H_RESET and will be
unaffected by S_RESET or by
setting the STOP bit.
accessible
only
BCR21: Interrupt Control
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
15–0 INTCON
Reserved locations. The setting
of this register has no effect on
any PCnet-PCI II controller func-
tion. It is only included for
software compatibility with other
PCnet family devices.
Read/Write accessible always.
INTCON is not affected by
S_RESET or by setting the
STOP bit.
BCR22: PCI Latency Register
Bit
Name
Description
Note that bits 15–0 in this register
are programmable through the
external EEPROM.
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
15–8 MAX_LAT
Maximum Latency. Specifies the
maximum arbitration latency the
PCnet-PCI II controller can sus-
tain without causing problems to
the network activity. The register
value specifies the time in units of
1/4 microseconds. MAX_LAT is
aliased to the PCI configuration
space register MAX_LAT (offset
3Fh). The host should use the
value in this register to determine
the setting of the PCI Latency
Timer register.
Read accessible always. Write
accessible only when either the
STOP or the SPND bit is set.
MAX_LAT is set to the value
of FFh by H_RESET which
corresponds to a maximum la-
tency of 63.75 microseconds.
The actual maximum latency the
PCnet-PCI II controller can han-
dle is 153.6
μ
s which is also the
value for the bus time-out (see
CSR100). MAX_LAT is not af-
fected by S_RESET or by setting
the STOP bit.
7–0
MIN_GNT
Minimum Grant. Specifies the
minimum length of a burst period
the PCnet-PCI II controller needs
to keep up with the network activ-
ity. The length of the burst period
is calculated assuming a clock
rate of 33 MHz. The register
value specifies the time in units of
1/4 microseconds. MIN_GNT is
aliased to the PCI configuration
space register MIN_GNT (offset
3Eh). The host should use the
value in this register to determine
the setting of the PCI Latency
Timer register.
Read accessible always. Write
accessible only when either the
STOP or the SPND bit is set.
MIN_GNT is set to the value of
06h by H_RESET which corre-
sponds to a minimum grant of 1.5
microseconds. 1.5 microseconds
is the time it takes to PCnet-PCI II
controller to read/write 64 bytes.
(16 DWord transfers in burst
mode with one extra wait state
per data phase inserted by the
target.) Note that the default is
only a typical value. It also does
not take into account any de-
scriptor accesses. MIN_GNT is
not affected by S_RESET or by
setting the STOP bit.
Initialization Block
When SSIZE32 (BCR20, bit 8) is set to ZERO, the soft-
ware structures are defined to be 16 bits wide. The base
address of the initialization block must be aligned to a
DWord boundary, i.e. CSR1, bit 1 and 0 must be cleared
to ZERO. When SSIZE32 is set to ZERO, the initializa-
tion block looks like this:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C970A | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AVCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970 | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AVC | 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AVC\\W | 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。