參數(shù)資料
型號： AM79C970AKC
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13
封裝： CARRIER RING, PLASTIC, QFP-132
文件頁數(shù)： 121/219頁
文件大小： 1065K
代理商： AM79C970AKC
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁當前第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
121
Am79C970A
abort (RTABORT, bit 12) occurs.
SINT is cleared by H_RESET or
S_RESET and is not affected by
setting the STOP bit.
System Interrupt Enable. If
SINTE is set, the SINT bit will be
able to set the INTR bit.
Read/Write accessible always.
SINTE is cleared to ZERO by
H_RESET or S_RESET and is
not affected by setting the
STOP bit.
Sleep Interrupt is set by the
PCnet-PCI II controller when it
comes out of sleep mode.
When SLPINT is set,
INTA
is as-
serted if the enable bit SLPINTE
is ONE. Note that the assertion of
an interrupt due to SLPINT is not
dependent on the state of the
INEA bit, since INEA is cleared
by S_RESET when entering the
sleep mode.
Read/Write accessible always.
SLPINT is cleared by the host by
writing a ONE. Writing a ZERO
has no effect. SLPINT is cleared
by H_RESET and is not affected
by S_RESET or by setting the
STOP bit.
Sleep
Interrupt
SLPINTE is set, the SLPINT bit
will be able to set the INTR bit.
Read/Write accessible always.
SLPINTE is cleared to ZERO by
H_RESET and is not affected by
S_RESET or by setting the
STOP bit.
Excessive Deferral Interrupt is
set by the PCnet-PCI II controller
when the transmitter has experi-
enced Excessive Deferral on a
transmit frame, where Excessive
Deferral is defined in ISO 8802-3
(IEEE/ANSI 802.3).
When EXDINT is set,
INTA
is as-
serted if the enable bit EXDINTE
is ONE.
Read/Write accessible always.
EXDINT is cleared by the host by
writing a ONE. Writing a ZERO
has no effect. EXDINT is cleared
by H_RESET and is not affected
by S_RESET or by setting the
STOP bit.
Excessive Deferral Interrupt En-
able. If EXDINTE is set, the EX-
DINT bit will be able to set the
INTR bit.
10
SINTE
9
SLPINT
8
SLPINTE
Enable.
If
7
EXDINT
6
EXDINTE
Read/Write accessible always.
EXDINTE is cleared to ZERO by
H_RESET and is not affected by
S_RESET or by setting the
STOP bit.
Magic Packet Physical Logical
Broadcast Accept. If MPPLBA is
cleared to ZERO, the PCnet-PCI
II controller will only detect a
magic packet if the destination
address of the packet matches
the content of the physical ad-
dress
register
MPPLBA is set to ONE, the desti-
nation address of the magic
packet can be unicast, multicast
or broadcast. Note that the set-
ting of MPPLBA only effects the
address detection of the magic
packet. The magic packet data
sequence must be in all cases
the same, i.e., a 16-times repeti-
tion of the the physical address
(PADR[47:0]).
Read/Write accessible always.
MPPLBA is cleared to ZERO
by H_RESET or S_RESET and
is not affected by setting the
STOP bit.
5
MPPLBA
(PADR).
If
4
MPINT
Magic Packet Interrupt is set by
the PCnet-PCI II controller
when the device is in magic
packet mode and it receives a
magic packet.
When MPINT is set,
INTA
is as-
serted if IENA (CSR0, bit 6) and
the enable bit MPINTE are set
to ONE.
Read/Write accessible always.
MPINT is cleared by the host by
writing a ONE. Writing a ZERO
has no effect. MPINT is cleared
by H_RESET, S_RESET or by
setting the STOP bit.
Magic Packet Interrupt Enable. If
MPINTE is set, the MPINT bit will
be able to set the INTR bit.
Read/Write accessible always.
MPINTE is cleared to ZERO by
H_RESET or S_RESET and is
not affected by setting the
STOP bit.
Magic Packet Enable. MPEN al-
lows activation of the magic
packet mode by software. The
PCnet-PCI II controller will enter
the magic packet mode when
both MPEN and MPMODE are
set to ONE.
3
MPINTE
2
MPEN
相關PDF資料
PDF描述
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關代理商/技術參數(shù)
參數(shù)描述
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*