參數(shù)資料
型號： AM79C970AKC
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13
封裝： CARRIER RING, PLASTIC, QFP-132
文件頁數(shù)： 112/219頁
文件大小： 1065K
代理商： AM79C970AKC
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁當前第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
112
Am79C970A
PCI MIN_GNT Register (Offset 3Eh)
The PCI MIN_GNT register is an 8-bit register that
specifies the minimum length of a burst period that the
PCnet-PCI II controller needs to keep up with the net-
work activity. The length of the burst period is calculated
assuming a clock rate of 33 MHz. The register value
specifies the time in units of 1/4 ms. The PCI MIN_GNT
register is an alias of BCR22, bits 7–0. The default value
for MIN_GNT is 06h, which corresponds to a minimum
grant of 1.5
μ
s. One and a half
μ
s is the time it takes the
PCnet-PCI II controller to read/write 64 bytes. (16
DWord transfers in burst mode with one extra wait state
per data phase inserted by the target.)
Note that the default is only a typical value. This calcula-
tion also does not take into account any descriptor ac-
cesses.
The host should use the value in this register to deter-
mine the setting of the PCI Latency Timer register.
The PCI MIN_GNT register is located at offset 3Eh in the
PCI Configuration Space. It is read only.
PCI MAX_LAT Register (Offset 3Fh)
The PCI MAX_LAT register is an 8-bit register that
specifies the maximum arbitration latency the
PCnet-PCI II controller can sustain without causing
problems to the network activity. The register value
specifies the time in units of 1/4 microseconds. The
MAX_LAT register is an alias of BCR22, bits 15–8.
The default value for MAX_LAT is FFh, which corre-
sponds to a maximum latency of 63.75
μ
s. The actual
maximum latency the PCnet-PCI II controller can
handle is 153.6
μ
s, which is also the value for the bus
time-out (see CSR100).
The host should use the value in this register to deter-
mine the setting of the PCI Latency Timer register.
The PCI MAX_LAT register is located at offset 3Fh in the
PCI Configuration Space. It is read only.
RAP Register
The RAP (Register Address Pointer) register is used to
gain access to CSR and BCR registers on board the
PCnet-PCI II controller. The RAP contains the address
of a CSR or BCR.
As an example of RAP use, consider a read access to
CSR4. In order to access this register, it is necessary to
first load the value 0004h into the RAP by performing a
write access to the RAP offset of 12h (12h when WIO
mode has been selected, 14h when DWIO mode has
been selected). Then a second access is performed,
this time to the RDP offset of 10h (for either WIO or
DWIO mode). The RDP access is a read access, and
since RAP has just been loaded with the value of 0004h,
the RDP read will yield the contents of CSR4. A read of
the BDP at this time (offset of 16h when WIO mode has
been selected, 1Ch when DWIO mode has been se-
lected) will yield the contents of BCR4, since the RAP is
used as the pointer into both BDP and RDP space.
RAP: Register Address Port
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
Reserved locations. Read and
written as ZEROs.
Register Address Port. The value
of these 8 bits determines which
CSR or BCR will be accessed
when an I/O access to the
RDP or BDP port, respectively,
is performed.
15–8
RES
7–0
RAP
A write access to undefined CSR or BCR locations may
cause unexpected reprogramming of the PCnet-PCI II
controller control registers. A read access will yield
undefined values.
Read/Write accessible always. RAP is cleared by
H_RESET or S_RESET and is unaffected by setting the
STOP bit.
Control and Status Registers
The CSR space is accessible by performing accesses to
the RDP (Register Data Port). The particular CSR that is
read or written during an RDP access will depend upon
the current setting of the RAP. RAP serves as a pointer
into the CSR space.
CSR0: PCnet-PCI II Controller Controller Status
Register
Bit
Name
Description
Certain bits in CSR0 indicate the
cause of an interrupt. The regis-
ter is designed so that these indi-
cator bits are cleared by writing
ONEs to those bit locations. This
means that the software can read
CSR0 and write back the
value just read to clear the
interrupt condition.
Reserved locations. Written as
ZEROs and read as undefined.
Error is set by the ORing of
BABL, CERR, MISS, and MERR.
ERR remains set as long as any
of the error flags are true.
Read accessible always. ERR is
read only. Write operations
are ignored.
Babble is a transmitter time-out
error. BABL is set by the
31–16
RES
15
ERR
14
BABL
相關(guān)PDF資料
PDF描述
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*