- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C960KC (ADVANCED MICRO DEVICES INC) PCnetTM-ISA Single-Chip Ethernet Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C960KC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnetTM-ISA Single-Chip Ethernet Controller |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP120 |
| 封裝： | CARRIER RING, PLASTIC, QFP-120 |
| 文件頁(yè)數(shù)： | 51/127頁(yè) |
| 文件大?。?/td> | 814K |
| 代理商： | AM79C960KC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
P R E L I M I N A R Y
AMD
1-393
Am79C960
Current Master Operation
Current Master operation only occurs in the bus master
mode. It does not occur in shared memory mode.
There are three phases to the use of the bus by the
PCnet-ISA controller as Current Master, the Obtain
Phase, the Access Phase, and the Release Phase.
Obtain Phase
A Master Mode Transfer Cycle begins by asserting
DRQ. When the Permanent Master asserts
DACK
, the
PCnet-ISA controller asserts
MASTER
, signifying it has
taken control of the ISA bus. The Permanent Master tris-
tates the address, command, and data lines within 60 ns
of
DACK
going active. The Permanent Master drives
AEN inactive within 71 ns of
MASTER
going active.
Access Phase
The ISA bus requires a wait of at least 125 ns after
MASTER
is asserted before the new master is allowed
to drive the address, command, and data lines. The
PCnet-ISA controller will actually wait 3 clock cycles or
150 ns.
The following signals are not driven by the Permanent
Master and are simply pulled HIGH: BALE, IOCHRDY,
IOCS16
,
MEMCS16
,
SRDY
. Therefore, the PCnet-ISA
controller assumes the memory which it is accessing is
16 bits wide and can complete an access in the time pro-
grammed for the PCnet-ISA controller
MEMR
and
MEMW
signals. Refer to the ISA Bus Configuration
Register description section.
Release Phase
When the PCnet-ISA controller is finished with the bus,
it drives the command lines inactive. 50 ns later, the con-
troller tri-states the command, address, and data lines
and drives DRQ inactive. 50 ns later, the controller
drives
MASTER
inactive.
At least 375 ns after DRQ goes inactive, the Permanent
Master drives
DACK
inactive.
The Permanent Master drives AEN active within 71 ns of
MASTER
going inactive. The Permanent Master is al-
lowed to drive the command lines no sooner than 60 ns
after
DACK
goes inactive.
Master Mode Memory Read Cycle
After the PCnet-ISA controller has acquired the ISA bus,
it can perform a memory read cycle. All timing is gener-
ated relative to the 20 MHz clock (network clock). Since
there is no way to tell if memory is 8- or 16-bit or when it
is ready, the PCnet-ISA controller by default assumes
16-bit, 1 wait state memory. The wait state assumption
is based on the default value in the MSRDA register in
ISACSR0.
The cycle begins with SA0-19,
SBHE
, and LA17-23 be-
ing presented. The ISA bus requires them to be valid for
at least 28 ns before a read command and the
PCnet-ISA controller provides one clock or 50 ns of
setup time before asserting
MEMR
.
The ISA bus requires
MEMR
to be active for at least
219 ns, and the PCnet-ISA controller provides a default
of 5 clocks, or 250 ns, but this can be tuned for faster
systems with the Master Mode Read Active (MSRDA)
register (see section 2.5.2). Also, if IOCHRDY is driven
LOW, the PCnet-ISA controller will wait. The wait state
counter must expire and IOCHRDY must be HIGH for
the PCnet-ISA controller to continue.
The PCnet-ISA controller then accepts the memory
read data. The ISA bus requires all command lines to re-
main inactive for at least 97 ns before starting another
bus cycle and the PCnet-ISA controller provides at least
two clocks or 100 ns of inactive time.
The ISA bus requires read data to be valid no more than
173 ns after receiving
MEMR
active and the PCnet-ISA
controller requires 10 ns of data setup time. The ISA bus
requires read data to provide at least 0 ns of hold time
and to be removed from the bus within 30 ns after
MEMR
goes inactive. The PCnet-ISA controller requires
0 ns of data hold time.
Master Mode Memory Write Cycle
After the PCnet-ISA controller has acquired the ISA bus,
it can perform a memory write cycle. All timing is gener-
ated relative to a 20 MHz clock which happens to be the
same as the network clock. Since there is no way to tell if
memory is 8- or 16-bit or when it is ready, the PCnet-ISA
controller by default assumes 16-bit, 1 wait state mem-
ory. The wait state assumption is based on the default
value in the MSWRA register in ISACSR1.
The cycle begins with SA0-19,
SBHE
, and LA17-23 be-
ing presented. The ISA bus requires them to be valid at
least 28 ns before
MEMW
goes active and data to be
valid at least 22 ns before
MEMW
goes active. The
PCnet-ISA controller provides one clock or 50 ns of
setup time for all these signals.
The ISA bus requires
MEMW
to be active for at least
219 ns, and the PCnet-ISA controller provides a default
of 5 clocks, or 250 ns, but this can be tuned for faster
systems with the Master Mode Write Active (MSWRA)
register (ISACSR1). Also, if IOCHRDY is driven LOW,
the PCnet-ISA controller will wait. IOCHRDY must be
HIGH for the PCnet-ISA controller to continue.
The ISA bus requires data to be valid for at least 25 ns
after
MEMW
goes inactive, and the PCnet-ISA control-
ler provides one clock or 50 ns.
The ISA bus requires all command lines to remain inac-
tive for at least 97 ns before starting another bus cycle.
The PCnet-ISA controller provides at least two clocks or
100 ns of inactive time when bit 4 in ISACSR2 is set. The
EISA bus requires all command lines to remain inactive
for at least 170 ns before starting another bus cycle.
When bit 4 in ISACSR4 is cleared, the PCnet-ISA con-
troller provides 200 ns of inactive time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C961AKCW | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AKC | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961A | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AKIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C960KC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C960KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C961 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am79C961 - PCnet-ISA+ Jumperless Single-Chip Ethernet Controller for ISA |
| AM79C961/AM79C961A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Using the Am79C961/Am79C961A (PCnet-ISA+/PCnet-ISA II) Survival Guide? 134KB (PDF) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。