參數(shù)資料
型號: AM45DL32X8G
英文描述: 200NS, FLATPACK, 883C; LEV B COMPLIANT(EEPROM)
中文描述: Am45DL32x8G -堆疊式多芯片封裝(MCP)閃存和SRAM
文件頁數(shù): 56/64頁
文件大?。?/td> 1191K
代理商: AM45DL32X8G
August 28, 2002
Am45DL32x8G
55
P R E L I M I N A R Y
CompactCell SRAM AC CHARACTERISTICS
Power Up Time
When powering up the SRAM, maintain V
CC
s for 100 μs minimum with CE#1s at V
IH
.
Read Cycle
Notes:
1. CE1#s = OE# = V
IL
, CE2s = WE# = V
IH
, UB#s and/or LB#s = V
IL
2. Do not access device with cycle timing shorter than t
RC
for continuous periods < 10 μs.
Figure 28.
CompactCell SRAM Read Cycle
Address Controlled
Parameter
Symbol
Description
Speed
Unit
70
85
t
RC
Read Cycle Time
Min
70
85
ns
t
AA
Address Access Time
Max
70
85
ns
t
CO1
, t
CO2
Chip Enable to Output
Max
70
85
ns
t
OE
Output Enable Access Time
Max
35
40
ns
t
BA
LB#s, UB#s to Access Time
Max
70
85
ns
t
LZ1
, t
LZ2
Chip Enable (CE1#s Low and CE2s High) to Low-Z
Output
Min
10
ns
t
BLZ
UB#, LB# Enable to Low-Z Output
Min
10
ns
t
OLZ
Output Enable to Low-Z Output
Min
5
ns
t
HZ1
, t
HZ2
Chip Disable to High-Z Output
Max
25
ns
t
BHZ
UB#s, LB#s Disable to High-Z Output
Max
25
ns
t
OHZ
Output Disable to High-Z Output
Max
25
ns
t
OH
Output Data Hold from Address Change
Min
10
ns
ddress
ata Out
Previous Data Valid
Data Valid
t
AA
t
RC
t
OH
相關(guān)PDF資料
PDF描述
AM45DL6408G 250NS, CERDIP, 883C; LEV B COMPLIANT(EEPROM)
AM46-0006 250NS, LCC, 883C; LEV B FULLY COMPLIANT(EEPROM)
AM46-0007 DIE(EEPROM)
AM486DE2 Am486DE2 Microprocessor Data Sheet
AM486DX Am486DX - Am486DX Block Diagram
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM45DL6408G 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64 Mbit (8 M x 8-Bit/4 M x 16-Bit) CMOS and 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) (Preliminary)
AM45N06-16D 制造商:ANALOGPOWER 制造商全稱:ANALOGPOWER 功能描述:N-Channel 60-V (D-S) MOSFET
AM45W 制造商:ECLIPSE 功能描述:BLADE LOW ALLOY 12X1/2X0.025X18TPI
AM460 制造商:AME 制造商全稱:Analog Microelectronics 功能描述:Industrial Converter and Protector IC
AM46-0006 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC