
August 28, 2002
Am45DL32x8G
11
P R E L I M I N A R Y
Table 2.
Device Bus Operations
—
Flash Word Mode, CIOf = V
IH
; CC SRAM Byte Mode, CIOs = V
SS
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 11.5
–
12.5
V, V
HH
= 9.0 ± 0.5 V, X = Don
’
t Care, SA = CC SRAM
Address Input, Byte Mode, SADD = Flash Sector Address, A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out, CC =
CompactCell
TM
Notes:
1. Other operations except for those indicated in this column are inhibited.
2. Do not apply CE#f = V
IL
, CE1#s = V
IL
and CE2s = V
IH
at the same time.
3. Don
’
t care or open LB#s or UB#s.
4. If WP#/ACC = V
IL
, the boot sectors will be protected. If WP#/ACC = V
IH
the boot sectors protection will be removed.
If WP#/ACC = V
ACC
(9V), the program time will be reduced by 40%.
5. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the
“
Sector/Sector
Block Protection and Unprotection
”
section.
6. If WP#/ACC = V
IL
, the two outermost boot sectors remain protected. If WP#/ACC = V
IH
, the two outermost boot sector protection
depends on whether they were last protected or unprotected using the method described in
“
Sector/Sector Block Protection and
Unprotection
”
. If WP#/ACC = V
HH,
all sectors will be unprotected.
Operation
(Notes 1, 2)
CE#f CE1#s CE2s OE# WE# SA
Addr.
LB#s
(Note 3)
UB#s
(Note 3)RESET#WP#/ACC
(Note 4)
DQ7
–
DQ0
DQ15
–
DQ8
Read from Flash
L
H
X
L
H
X
A
IN
X
X
H
L/H
D
OUT
D
OUT
X
L
Write to Flash
L
H
X
H
L
X
A
IN
X
X
H
(Note 3)
D
IN
D
IN
X
L
Standby
V
CC
±
0.3 V
H
X
X
X
X
X
X
X
V
CC
±
0.3 V
H
High-Z High-Z
X
L
Output Disable
L
L
H
H
H
SA
X
X
X
H
L/H
High-Z High-Z
Flash Hardware
Reset
X
H
X
X
X
X
X
X
X
L
L/H
High-Z High-Z
X
L
Sector Protect
(Note 5)
L
H
X
H
L
X
SADD,
A6 = L,
A1 = H,
A0 = L
X
X
V
ID
L/H
D
IN
X
X
L
Sector Unprotect
(Note 5)
L
H
X
H
L
X
SADD,
A6 = H,
A1 = H,
A0 = L
X
X
V
ID
(Note 6)
D
IN
X
X
L
Temporary Sector
Unprotect
X
H
X
X
X
X
A
IN
X
X
V
ID
(Note 6)
D
IN
High-Z
X
L
Read from CC
SRAM
H
L
H
L
H
SA
A
IN
X
X
H
X
D
OUT
High-Z
Write to CC SRAM
H
L
H
X
L
SA
A
IN
X
X
H
X
D
IN
High-Z