- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375268 > ADV612 (Analog Devices, Inc.) Closed Circuit TV Digital Video Codec(閉路電視數(shù)字視頻編碼譯碼器) PDF資料下載
參數(shù)資料
| 型號： | ADV612 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 視頻Codec |
| 英文描述： | Closed Circuit TV Digital Video Codec(閉路電視數(shù)字視頻編碼譯碼器) |
| 中文描述： | 閉路電視數(shù)字視頻編解碼器（閉路電視數(shù)字視頻編碼譯碼器） |
| 文件頁數(shù)： | 34/48頁 |
| 文件大小： | 1085K |
| 代理商： | ADV612 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ADV611/ADV612
–34–
REV. PrA
PRELMNARY
Min VCLK_CYC
Period
TECHNCAL
Period (Frequency)
37 ns (27 MHz)
37 ns (27 MHz)
TIMING PARAMETERS
This section contains signal timing information for the ADV611/ADV612. Timing descriptions for the following items appear in this
section:
Clock signal timing
Video data transfer timing (CCIR-656, and Multiplexed Philips formats)
Host data transfer timing (direct register read/write access)
Clock Signal Timing
The diagram in this section shows timing for VCLK input and VCLKO output. All output values assume a maximum pin
loading of 50 pF.
Table XVII. Video Clock Period, Frequency, Drift and Jitter
Nominal VCLK_CYC
Max VCLK_CYC
Period
1, 2
Video Format
CCIR-601 PAL
CCIR-601 NTSC
35.2 ns
35.2 ns
38.9 ns
38.9 ns
NOTES
1
VCLK Period Drift =
±
0.1 (VCLK_CYC/field.
2
VCLK edge-to-edge jitter = 1 ns.
Table XVIII. Video Clock Duty Cycle
Min
Nominal
Max
VCLK Duty Cycle
1
(40%)
(50%)
(60%)
NOTE
1
VCLK Duty Cyle = t
VCLK_HI
/(t
VCLK_LO
)
×
100.
Table XIX. Video Clock Timing Parameters
Parameter
Description
Min
Max
Unit
t
VCLK_CYC
t
VCLKO_D0
t
VCLKO_D1
VCLK Signal, Cycle Time (1/Frequency) at 27 MHz
VCLKO Signal, Delay (when VCLK2 = 0) at 27 MHz
VCLKO Signal, Delay (when VCLK2 = 1) at 27 MHz
(See Video Clock Period Table)
10
10
29
29
ns
ns
TEST CONDITIONS
Figure 22 shows test condition voltage reference and device
loading information. These test conditions consider an output
as
disabled
when the output stops driving and goes from the
measured high or low voltage to a high impedance state. Tests
measure output disable time (t
DISABLE
) as the time between the
reference input signal crossing +1.5 V and the time that the
output reaches the high impedance state (also +1.5 V). Simi-
larly, these tests conditions consider an output as
enabled
when
the output leaves the high impedance state and begins driving a
measured high or low voltage. Tests measure output enable time
(t
ENABLE
) as the time between the reference input signal crossing
+1.5 V and the time that the output reaches the measured high
or low voltage.
INPUT
REFERENCE
SIGNAL
OUTPUT
SIGNAL
t
DISABLED
t
ENABLED
1.5V
V
OH
V
OL
V
IH
V
IL
1.5V
INPUT & OUTPUT VOLTAGE/TIMING REFERENCES
DEVICE LOADING FOR AC MEASUREMENTS
OUTPTO
PIN
2pF
+1.5V
I
OL
I
OH
Figure 22. Test Condition Voltage Reference and Device Loading
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7129KS | 192-Bit, 360 MHz True-Color Video DAC with Onboard PLL |
| ADV7129 | 192-Bit, 360 MHz True-Color Video DAC with Onboard PLL(192位,360MHz,真彩色視頻D/A轉(zhuǎn)換器) |
| ADV7150LS85 | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7150LS110 | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7150LS135 | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV612BST | 制造商:Analog Devices 功能描述:Video Compression 120-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:INDUSTRIAL GRADE CCTV DIGITAL VID CODEC - Tape and Reel |
| ADV65056509 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV65909302 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV65909304 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV66482002 | 制造商:LG Corporation 功能描述:Frame Assembly,Door |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。