- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375268 > ADV612 (Analog Devices, Inc.) Closed Circuit TV Digital Video Codec(閉路電視數(shù)字視頻編碼譯碼器) PDF資料下載
參數(shù)資料
| 型號： | ADV612 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 視頻Codec |
| 英文描述： | Closed Circuit TV Digital Video Codec(閉路電視數(shù)字視頻編碼譯碼器) |
| 中文描述： | 閉路電視數(shù)字視頻編解碼器（閉路電視數(shù)字視頻編碼譯碼器） |
| 文件頁數(shù)： | 13/48頁 |
| 文件大?。?/td> | 1085K |
| 代理商： | ADV612 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ADV611/ADV612
–13–
REV. PrA
TECHNCAL
[7]
Video Interface Encode/Decode Mode Select,
E/D
. This bit selects the following:
0
Decode mode video interface (compressed-to-raw)
1
Encode mode video interface (raw-to-compressed),
reset value
Reserved (always write zero)
Video Interface Bipolar/Unipolar Color Component Select,
BUC
. This bit selects the following:
0
Bipolar color component mode video interface,
reset value
1
Unipolar color component mode video interface
Reserved (always write zero)
Video Interface Software Reset,
SWR
. This bit has the following effects on ADV611/ADV612 operations:
0
Normal operation
1
Software Reset. This bit is set on hardware reset and must be cleared before the ADV611/ADV612 can begin processing.
(
reset value
)
When this bit is set during encode, the ADV611/ADV612 completes processing the current field then suspends operation
until the SWR bit is cleared. When this bit is set during decode, the ADV611/ADV612 suspends operation immediately and
does not resume operation until the SWR bit is cleared. Note that this bit must be set whenever any other bit in the Mode
register is changed.
HSYNC pin Polarity,
PHSYNC
. This bit has the following effects on ADV611/ADV612 operations:
0
HSYNC is HI during blanking,
reset value
1
HSYNC is LO during blanking (HI during active)
HIRQ
pin Polarity,
PHIRQ
. This bit has the following effects on ADV611/ADV612 operations:
0
HIRQ
is active LO,
reset value
1
HIRQ
is active HI
Quality Box Enable, QBE. This bit has the following effect on ADV611/ADV612 operations:
0
Video area registers (HSTART, HEND, VSTART, VEND). Crop video area, setting cropped area to all 0
qualitizations (ADV601 mode),
reset value
1
Video area registers (HSTART, HEND, VSTART, VEND). Select Quality Box. Quantization of the area outside
the box is selected with the background Contrast Control register. See the video area registers for more information
on the Quality Box.
Video Stall Enable, VSE. This bit has the following effect on ADV611/ADV612 operations:
0
Video Stall disabled (ADV601 mode),
reset value
1
Video Stall enabled.
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
FIFO Control Register
Indirect (Read/Write) Register Index 0x01
This register holds the service-request settings for the ADV611/ADV612’s host interface FIFO, causing interrupts for the “nearly
full” and “nearly empty” levels. Because each register is four bits in size, and the FIFO is 512 positions, the 4-bit value must be mul-
tiplied by 32 (decimal) to determine the exact value for encode service level (nearly full) and decode service level (nearly empty). The
ADV611/ADV612 uses these settings to determine when to generate a FIFO Service Request related host interrupt (FIFOSRQ bit
and FIFO_SRQ pin).
[3:0]
Encode Service Level,
ESL[3:0]
. The value in this field determines when the FIFO is considered nearly full on encode; a condi-
tion that generates a FIFO service request condition in encode mode. Since this register is four bits (16 states), and the FIFO is
512 positions, the step size for each bit in this register is 32 positions. The following table summarizes sample states of the
register and their meaning.
ESL Interrupt When . . .
0000 Disables service requests (FIFO_SRQ never goes HI during encode)
0001 FIFO has only 32 positions filled (FIFO_SRQ when >= 32 positions are filled)
1000 FIFO is 1/2 full,
reset value
1111 FIFO has only 32 positions empty (480 positions filled)
[7:4]
Decode Service Level,
DSL[7:4]
. The value in this field determines when the FIFO is considered nearly empty in decode; a
condition that generates a FIFO service request in decode mode. Because this register is four bits (16 states), and the FIFO
is 512 positions, the step size for each bit in this register is 32 positions. The following table summarizes sample states of the
register and their meaning.
DSL Interrupt When . . .
0000 Disables service requests (FIFO_SRQ never goes HI)
0001 FIFO has only 32 positions filled (480 positions empty)
1000 FIFO is 1/2 empty,
reset value
1111 FIFO has only 32 positions empty (FIFO_SRQ when >= 32 positions are empty)
[15:8]
Reserved (always write zero)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7129KS | 192-Bit, 360 MHz True-Color Video DAC with Onboard PLL |
| ADV7129 | 192-Bit, 360 MHz True-Color Video DAC with Onboard PLL(192位,360MHz,真彩色視頻D/A轉(zhuǎn)換器) |
| ADV7150LS85 | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7150LS110 | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7150LS135 | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV612BST | 制造商:Analog Devices 功能描述:Video Compression 120-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:INDUSTRIAL GRADE CCTV DIGITAL VID CODEC - Tape and Reel |
| ADV65056509 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV65909302 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV65909304 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV66482002 | 制造商:LG Corporation 功能描述:Frame Assembly,Door |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。