- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375266 > ADSP-21060C (Analog Devices, Inc.) DSP Microcomputer(DSP 微計(jì)算機(jī)) PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21060C |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | DSP Microcomputer(DSP 微計(jì)算機(jī)) |
| 中文描述： | 微機(jī)的DSP（數(shù)字信號(hào)處理器微計(jì)算機(jī)） |
| 文件頁數(shù)： | 4/48頁 |
| 文件大?。?/td> | 515K |
| 代理商： | ADSP-21060C |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
–4–
ADSP-21060C/ADSP-21060LC
REV. PrA
PRELIMINARY
DATA
Figure 2. ADSP-2106x System
TECHNICAL
allow two data transfers from the core and one from I/O, all in a
single cycle.
On the ADSP-21060C, the memory can be configured as a
maximum of 128K words of 32-bit data, 256K words of 16-bit
data, 80K words of 48-bit instructions (or 40-bit data), or com-
binations of different word sizes up to four megabits. All of
the memory can be accessed as 16-bit, 32-bit, or 48-bit words.
A 16-bit floating-point storage format is supported that effec-
tively doubles the amount of data that may be stored on-chip.
Conversion between the 32-bit floating-point and 16-bit floating-
point formats is done in a single instruction.
While each memory block can store combinations of code and
data, accesses are most efficient when one block stores data,
using the DM bus for transfers, and the other block stores
instructions and data, using the PM bus for transfers. Using the
DM bus and PM bus in this way, with one dedicated to each
memory block, assures single-cycle execution with two data
transfers. In this case, the instruction must be available in the
cache. Single-cycle execution is also maintained when one of the
data operands is transferred to or from off-chip, via the ADSP-
2106x’s external port.
ADSP-21000 FAMILY CORE ARCHIT E CT URE
T he ADSP-2106x includes the following architectural features
of the ADSP-21000 family core. T he ADSP-21060C is code-
and function-compatible with the ADSP-21061 and ADSP-21062.
Independent, Parallel Computation Units
T he arithmetic/logic unit (ALU), multiplier and shifter all per-
form single-cycle instructions. T he three units are arranged in
parallel, maximizing computational throughput. Single multi-
function instructions execute parallel ALU and multiplier opera-
tions. T hese computation units support IEEE 32-bit single-
precision floating-point, extended precision 40-bit floating-
point, and 32-bit fixed-point data formats.
3
4
RESET
JTAG
7
ADSP-2106x
BMS
ADDR
31-0
DATA
47-0
C
A
D
CS
ADDR
DATA
BOOT
EPROM
(OPTIONAL)
ADDR
ACK
CS
MEMORY
AND
PERIPHERALS
(OPTIONAL)
OE
WE
DATA
DMA DEVICE
(OPTIONAL)
DATA
ADDR
DATA
HOST
PROCESSOR
INTERFACE
(OPTIONAL)
1x CLOCK
LINK
DEVICES
(6 MAXIMUM)
(OPTIONAL)
SERIAL
DEVICE
(OPTIONAL)
CS
HBR
HBG
REDY
RD
WR
ACK
MS
3-0
PAGE
SBTS
SW
ADRCLK
DMAR1-2
DMAG1-2
BR
1-6
CPA
SERIAL
DEVICE
(OPTIONAL)
CLKIN
EBOOT
LBOOT
IRQ
2-0
FLAG
3-0
TIMEXP
LxCLK
LxACK
LxDAT
3-0
TCLK0
RCLK0
TFS0
RSF0
DT0
DR0
TCLK1
RCLK1
TFS1
RFS1
DT1
DR1
RPBA
ID
2-0
Data Register File
A general purpose data register file is used for transferring data
between the computation units and the data buses, and for
storing intermediate results. T his 10-port, 32-register (16 pri-
mary, 16 secondary) register file, combined with the ADSP-
21000 Harvard architecture, allows unconstrained data flow
between computation units and internal memory.
Single-Cycle Fetch of Instruction and T wo Operands
T he ADSP-2106x features an enhanced Harvard architecture in
which the data memory (DM) bus transfers data and the pro-
gram memory (PM) bus transfers both instructions and data
(see Figure 1). With its separate program and data memory
buses and on-chip instruction cache, the processor can simulta-
neously fetch two operands and an instruction (from the cache),
all in a single cycle.
Instruction Cache
T he ADSP-2106x includes an on-chip instruction cache that
enables three-bus operation for fetching an instruction and two
data values. T he cache is selective—only the instructions whose
fetches conflict with PM bus data accesses are cached. T his
allows full-speed execution of core, looped operations such as
digital filter multiply-accumulates and FFT butterfly processing.
Data Address Generators with Hardware Circular Buffers
T he ADSP-2106x’s two data address generators (DAGs) imple-
ment circular data buffers in hardware. Circular buffers allow
efficient programming of delay lines and other data structures
required in digital signal processing, and are commonly used in
digital filters and Fourier transforms. T he two DAGs of the
ADSP-2106x contain sufficient registers to allow the creation of
up to 32 circular buffers (16 primary register sets, 16 second-
ary). T he DAGs automatically handle address pointer wrap-
around, reducing overhead, increasing performance, and
simplifying implementation. Circular buffers can start and end
Flexible Instruction Set
T he 48-bit instruction word accommodates a variety of parallel
operations, for concise programming. For example, the ADSP-
2106x can conditionally execute a multiply, an add, a subtract
and a branch, all in a single instruction.
ADSP-21060C/ADSP-21060LC FE AT URE S
Augmenting the ADSP-21000 family core, the ADSP-21060
adds the following architectural features:
Dual-Ported On-Chip Memory
organized as two blocks of 2 Mbits each, which can be config-
ured for different combinations of code and data storage.
Each memory block is dual-ported for single-cycle, independent
accesses by the core processor and I/O processor or DMA con-
troller. T he dual-ported memory and separate on-chip buses
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21261 | SHARC Embedded Processor |
| ADSP-21261SKBC-150 | SHARC Embedded Processor |
| ADSP-21261SKBCZ150 | SHARC Embedded Processor |
| ADSP-21261SKSTZ150 | SHARC Embedded Processor |
| ADSP-21267 | Preliminary Technical Data |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21060CW-133 | 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21060CW-160 | 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21060CWZ-133 | 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 33MHZ 240CQFP - Trays |
| ADSP-21060CWZ-160 | 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 40MHZ 40MIPS 240CQFP - Trays |
| ADSP-21060CZ-133 | 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。