參數(shù)資料
型號(hào): ADSP-21060C
廠商: Analog Devices, Inc.
英文描述: DSP Microcomputer(DSP 微計(jì)算機(jī))
中文描述: 微機(jī)的DSP(數(shù)字信號(hào)處理器微計(jì)算機(jī))
文件頁(yè)數(shù): 33/48頁(yè)
文件大小: 515K
代理商: ADSP-21060C
ADSP-21060C/ADSP-21060LC
–33–
REV. PrA
LCLK Low Delay after LACK High
(t
CK
TECHNICAL
(t
CK
/4) – 1
(t
CK
/4) – 1
Link Ports: 2
3
CLK Speed Operation
Calculation of link receiver data setup and hold relative to link clock is required to determine the maximum allowable skew that can
be introduced in the transmission path between LDAT A and LCLK . Setup skew is the maximum delay that can be introduced in
LDAT A relative to LCLK , (setup skew = t
LCLK T WH
min – t
DLDCH
– t
SLDCL
). Hold skew is the maximum delay that can be intro-
duced in LCLK relative to LDAT A, (hold skew = t
LCLK T WL
min – t
HLDCH
– t
HLDCL
). Calculations made directly from 2
×
speed
specifications will result in unrealistically small skew times because they include multiple tester guardbands. T he setup and hold skew
times shown below are calculated to include only one tester guardband.
ADSP-21060C Setup Skew
=
1.93 ns max
ADSP-21060C Hold Skew
=
2.95 ns max
ADSP-21060LC Setup Skew
=
1.87 ns max
ADSP-21060LC Hold Skew
=
1.69 ns max
ADSP-21060C
Parameter
Min
ADSP-21060LC
Min
Max
Max
Units
Receive
Timing Requirements:
t
SLDCL
t
HLDCL
t
LCLK IW
t
LCLK RWL
t
LCLK RWH
Data Setup before LCLK Low
Data Hold after LCLK Low
LCLK Period (2
×
Operation)
LCLK Width Low
LCLK Width High
2.5
2.25
t
CK
/2
4.5
4.25
2.25
2.25
t
CK
/2
5.0
4.0
ns
ns
ns
ns
ns
Switching Characteristics:
t
DLAHC
t
DLALC
LACK High Delay after CLK IN High
LACK Low Delay after LCLK High
1
18 + DT /2
6
28.5 + DT /2
16
18 + DT /2
6
29.5 + DT /2
18
ns
ns
T ransmit
Timing Requirements:
t
SLACH
t
HLACH
LACK Setup before LCLK High
LACK Hold after LCLK High
19
–6.75
19
–6.5
ns
ns
Switching Characteristics:
t
DLCLK
t
DLDCH
t
HLDCH
t
LCLK T WL
t
LCLK T WH
t
DLACLK
LCLK Delay after CLK IN
Data Delay after LCLK High
Data Hold after LCLK High
LCLK Width Low
LCLK Width High
8
2.5
8
2.25
ns
ns
ns
ns
ns
ns
–2.0
–2.0
(t
CK
/4) – 0.75 (t
CK
/4) + 1.5
(t
CK
/4) – 1.5 (t
CK
/4) + 1
(t
CK
/4) + 9
(t
CK
/4) + 1
(t
CK
/4) + 1
(3
*
t
CK
/4) + 16.5
(3
*
t
CK
/4) + 16.5
NOT E
1
LACK will go low with t
DLALC
relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver’s link buffer is not about to fill.
相關(guān)PDF資料
PDF描述
ADSP-21261 SHARC Embedded Processor
ADSP-21261SKBC-150 SHARC Embedded Processor
ADSP-21261SKBCZ150 SHARC Embedded Processor
ADSP-21261SKSTZ150 SHARC Embedded Processor
ADSP-21267 Preliminary Technical Data
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21060CW-133 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21060CW-160 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21060CWZ-133 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 33MHZ 240CQFP - Trays
ADSP-21060CWZ-160 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 40MHZ 40MIPS 240CQFP - Trays
ADSP-21060CZ-133 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤