參數(shù)資料
型號(hào): AD9518-0A/PCBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 7/64頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9518-0A
設(shè)計(jì)資源: AD9518 Eval Brd Schematics
AD9518 Gerber Files
AD9518-0 BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9518-0A
主要屬性: 2 輸入,6 輸出,2.8GHz VCO
次要屬性: LVPECL 輸出邏輯
已供物品:
Data Sheet
AD9518-0
Rev. C | Page 15 of 64
Pin No.
Input/
Output
Pin Type
Mnemonic
Description
13
I
3.3 V CMOS
SCLK
Serial Control Port Data Clock Signal.
14
I
3.3 V CMOS
CS
Serial Control Port Chip Select, Active Low. This pin has an internal 30 k pull-up
resistor.
15
O
3.3 V CMOS
SDO
Serial Control Port. Unidirectional serial data output.
16
I/O
3.3 V CMOS
SDIO
Serial Control Port. Bidirectional serial data input/output.
17
I
3.3 V CMOS
RESET
Chip Reset, Active Low. This pin has an internal 30 k pull-up resistor.
18
I
3.3 V CMOS
PD
Chip Power Down, Active Low. This pin has an internal 30 k pull-up resistor.
19
O
LVPECL
OUT4
LVPECL Output; One Side of a Differential LVPECL Output.
20
O
LVPECL
OUT4
LVPECL Output; One Side of a Differential LVPECL Output.
21, 30, 31,
40
I
Power
VS_LVPECL
Extended Voltage 2.5 V to 3.3 V LVPECL Power Pins.
22
O
LVPECL
OUT5
LVPECL Output; One Side of a Differential LVPECL Output.
23
O
LVPECL
OUT5
LVPECL Output; One Side of a Differential LVPECL Output.
27, 34
GND
Ground. See the description for EPAD.
28
O
LVPECL
OUT3
LVPECL Output; One Side of a Differential LVPECL Output.
29
O
LVPECL
OUT3
LVPECL Output; One Side of a Differential LVPECL Output.
32
O
LVPECL
OUT2
LVPECL Output; One Side of a Differential LVPECL Output.
33
O
LVPECL
OUT2
LVPECL Output; One Side of a Differential LVPECL Output.
36
NC
No Connection.
38
O
LVPECL
OUT1
LVPECL Output; One Side of a Differential LVPECL Output.
39
O
LVPECL
OUT1
LVPECL Output; One Side of a Differential LVPECL Output.
41
O
LVPECL
OUT0
LVPECL Output; One Side of a Differential LVPECL Output.
42
O
LVPECL
OUT0
LVPECL Output; One Side of a Differential LVPECL Output.
44
O
Current set
resistor
RSET
Resistor connected here sets internal bias currents. Nominal value = 4.12 k.
46
O
Current set
resistor
CPRSET
Resistor connected here sets the CP current range. Nominal value = 5.1 k.
47
I
Reference
input
REFIN (REF2)
Along with REFIN, this is the self-biased differential input for the PLL reference.
Alternatively, this pin is a single-ended input for REF2.
48
I
Reference
input
REFIN (REF1)
Along with REFIN, this is the self-biased differential input for the PLL reference.
Alternatively, this pin is a single-ended input for REF1.
EPAD
GND
Ground. The external paddle on the bottom of the package must be connected to
ground for proper operation.
相關(guān)PDF資料
PDF描述
FCBP110LD1L10S KIT 10M LASERWIRE SFP+
VE-JTX-EZ-S CONVERTER MOD DC/DC 5.2V 25W
H3CWH-2036M IDC CABLE - HKC20H/AE20M/HPL20H
AD9518-3A/PCBZ BOARD EVALUATION FOR AD9518-3A
AD9518-4A/PCBZ BOARD EVALUATION FOR AD9518-4A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9518-0BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9518-0BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9518-1 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with Integrated 2.5 GHz VCO
AD9518-1/PCBZ 制造商:Analog Devices 功能描述:6-Output Clock Generator with 2.8GHz
AD9518-1A/PCBZ 功能描述:BOARD EVALUATION FOR AD9518-1A RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源