參數(shù)資料
型號(hào)： AD9518-0A/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 48/64頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD9518-0A
設(shè)計(jì)資源： AD9518 Eval Brd Schematics
AD9518 Gerber Files
AD9518-0 BOM
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，時(shí)鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9518-0A
主要屬性： 2 輸入，6 輸出，2.8GHz VCO
次要屬性： LVPECL 輸出邏輯
已供物品： 板
AD9518-0
Data Sheet
Rev. C | Page 52 of 64
Reg.
Addr.
(Hex)
Bits
Name
Description
0x01B
7
VCO frequency
monitor
Enables or disables VCO frequency monitor.
0: disables VCO frequency monitor (default).
1: enables VCO frequency monitor.
6
REF2 (REFIN)
frequency monitor
Enables or disables REF2 frequency monitor.
0: disables REF2 frequency monitor (default).
1: enables REF2 frequency monitor.
5
REF1 (REFIN)
frequency monitor
REF1 (REFIN) frequency monitor enable; this is for both REF1 (single-ended) and REFIN (differential) inputs
(as selected by differential reference mode).
0: disables REF1 (REFIN) frequency monitor (default).
1: enables REF1 (REFIN) frequency monitor.
[4:0]
REFMON pin
control
Selects the signal that is connected to the REFMON pin.
4
3
2
1
0
Level or
Dynamic
Signal
Signal at REFMON Pin
0
LVL
Ground (dc) (default).
0
1
DYN
REF1 clock (differential reference when in differential mode).
0
1
0
DYN
REF2 clock (not available in differential mode).
0
1
DYN
Selected reference to PLL (differential reference when in differential mode).
0
1
0
DYN
Unselected reference to PLL (not available in differential mode).
0
1
0
1
LVL
Status of selected reference (status of differential reference); active high.
0
1
0
LVL
Status of unselected reference (not available in differential mode); active high.
0
1
LVL
Status REF1 frequency; active high.
0
1
0
LVL
Status REF2 frequency; active high.
0
1
0
1
LVL
(Status REF1 frequency) AND (status REF2 frequency).
0
1
0
1
0
LVL
(DLD) AND (status of selected reference) AND (status of VCO).
0
1
0
1
LVL
Status of VCO frequency; active high.
0
1
0
LVL
Selected reference (low = REF1, high = REF2).
0
1
0
1
LVL
Digital lock detect (DLD); active low.
0
1
0
LVL
Holdover active; active high.
0
1
LVL
LD pin comparator output; active high.
1
0
LVL
VS (PLL supply).
1
0
1
DYN
REF1 clock (differential reference when in differential mode).
1
0
1
0
DYN
REF2 clock (not available in differential mode).
1
0
1
DYN
Selected reference to PLL (differential reference when in differential mode).
1
0
1
0
DYN
Unselected reference to PLL (not available in differential mode).
1
0
1
0
1
LVL
Status of selected reference (status of differential reference); active low.
1
0
1
0
LVL
Status of unselected reference (not available in differential mode); active low.
1
0
1
LVL
Status of REF1 frequency; active low.
1
0
LVL
Status of REF2 frequency; active low.
1
0
1
LVL
(Status of REF1 frequency) AND (Status of REF2 frequency).
1
0
1
0
LVL
(DLD) AND (Status of selected reference) AND (Status of VCO).
1
0
1
LVL
Status of VCO frequency; active low.
1
0
LVL
Selected reference (low = REF2, high = REF1).
1
0
1
LVL
Digital lock detect (DLD); active low.
1
0
LVL
Holdover active; active low.
1
LVL
LD pin comparator output; active low.
相關(guān)PDF資料
PDF描述
FCBP110LD1L10S KIT 10M LASERWIRE SFP+
VE-JTX-EZ-S CONVERTER MOD DC/DC 5.2V 25W
H3CWH-2036M IDC CABLE - HKC20H/AE20M/HPL20H
AD9518-3A/PCBZ BOARD EVALUATION FOR AD9518-3A
AD9518-4A/PCBZ BOARD EVALUATION FOR AD9518-4A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9518-0BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9518-0BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9518-1 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with Integrated 2.5 GHz VCO
AD9518-1/PCBZ 制造商:Analog Devices 功能描述:6-Output Clock Generator with 2.8GHz
AD9518-1A/PCBZ 功能描述:BOARD EVALUATION FOR AD9518-1A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*