參數(shù)資料
型號(hào)： AD5590BBCZ
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 24/44頁(yè)
文件大小： 0K
描述： IC ADC I/O PORT-16 AMP 80-CSPBGA
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 12.5mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 80-LFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 80-CSP-BGA（10x10）
包裝： 托盤(pán)
輸入數(shù)目和類(lèi)型： 16 個(gè)單端，單極
產(chǎn)品目錄頁(yè)面： 777 (CN2011-ZH PDF)
AD5590
Rev. A | Page 30 of 44
SERIAL INTERFACE
The AD5590 contains independent serial interfaces for the
ADC and DAC sections. The ADC uses the ASYNC, ASCLK,
ADIN, and ADOUT pins. The VDRIVE pin allows the user to
determine the output voltage of logic high signals. The DAC
uses DSCLK, DDIN, DSYNC1, DSYNC2, LDAC, and CLR.
The 16 analog input channels use the ADC interface. The 16
output channels use the DAC interface. The 16 output channels
are divided into two groups of eight channels, which can be
controlled independently. Each group has its own set of control
registers. When addressing the DAC control registers, the serial
data should be framed by DSYNC1 to access the control registers
for DAC0 to DAC7 and framed by DSYNC2 to access the control
registers for DAC8 to DAC15.
The interfaces are compatible with SPI, QSPI, MICROWIRE,
and most DSPs.
ACCESSING THE DAC BLOCK
Figure 4 shows a timing diagram of a typical write sequence to
the DAC block. The write sequence begins by bringing one or
both of the DSYNC lines low. If DSYNC1 is brought low, the
data is written to the DAC block containing DAC0 to DAC7.
If DSYNC2 is brought low, the data is written to the DAC block
containing DAC8 to DAC15. If both DSYNC1 and DSYNC2 are
brought low, the data is written into both blocks simultaneously.
Figure 60 shows how the serial interface is arranged.
DDIN
DSYNC1
DSCLK
CLR
LDAC
GROUP 1
CONTROL
REGISTERS
DSYNC2
VOUT0
DAC 0
VOUT7
DAC 7
GROUP 2
CONTROL
REGISTERS
VOUT8
DAC 8
VOUT15
DAC 15
07691-
060
Figure 60. DAC Serial Interface Configuration
Data from the DDIN line is clocked into the 32-bit shift register
on the falling edge of DSCLK. The serial clock frequency can be
as high as 50 MHz, making the AD5590 compatible with high
speed DSPs. On the 32nd falling clock edge, the last data bit is
clocked in and the programmed function is executed, that is,
a change in DAC register contents and/or a change in the mode
of operation. At this stage, the DSYNCx line can be kept low
or be brought high. In either case, it must be brought high for
a minimum of 15 ns before the next write sequence so that a
falling edge of DSYNCx can initiate the next write sequence.
DAC Input Shift Register
The input shift register is 32 bits wide (see Figure 61). The first
four bits are don’t cares. The next four bits are the command
bits, C3 to C0 (see Table 11), followed by the 4-bit DAC address,
A3 to A0 (see Table 12), and finally the 12-bit data-word. The
data-word comprises the 12-bit input code followed by eight
don’t care bits. These data bits are transferred to the DAC
register on the 32nd falling edge of DSCLK.
Table 11. DAC Command Definitions
Command
C3
C2
C1
C0
Description
0
Write to Input Register n
0
1
Update DAC Register n
0
1
0
Write to Input Register n, update all
(Software LDAC)
0
1
Write to and update DAC Channel n
0
1
0
Power down/power up DAC
0
1
0
1
Load clear code register
0
1
0
Load LDAC register
0
1
Reset (power-on reset)
1
0
Set up internal REF register
1
0
1
Reserved
…
Reserved
1
Reserved
Table 12. DAC Address Commands
Address (n)
Selected DAC Channel
A3
A2
A1
A0
DSYNC1 Low
DSYNC2 Low
0
DAC0
DAC8
0
1
DAC1
DAC9
0
1
0
DAC2
DAC10
0
1
DAC3
DAC11
0
1
0
DAC4
DAC12
0
1
0
1
DAC5
DAC13
0
1
0
DAC6
DAC14
0
1
DAC7
DAC15
1
DAC0 to DAC7
DAC8 to DAC15
ADDRESS BITS
COMMAND BITS
C3
C2
C1
C0
A3
A2
A1
A0
D11 D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
DB31 (MSB)
DB0 (LSB)
DATA BITS
07691-
061
Figure 61. DAC Input Register Contents
相關(guān)PDF資料
PDF描述
ICL3243EIVZ IC 3DRVR/5RCVR RS232 3V 28-TSSOP
AD7985BCPZ IC ADC 16B 2.5MSPS PULSR 20LFCSP
ICL3245ECAZ IC 3DRVR/5RCVR RS232 3V 28-SSOP
VI-J4L-MW-F3 CONVERTER MOD DC/DC 28V 100W
AD7820CQ IC ADC 8BIT HS TRACK/HOLD 20CDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5592RBCBZ-1-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16WLCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 類(lèi)型:ADC，DAC 分辨率（位）:12 b 采樣率（每秒）:400k 數(shù)據(jù)接口:SPI 電壓源:單電源 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-UFBGA，WLCSP 供應(yīng)商器件封裝:16-WLCSP(1.96x1.96) 標(biāo)準(zhǔn)包裝:1
AD5592RBCBZ-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16WLCSP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AD5592RBCPZ-1-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16LFCSP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AD5592RBCPZ-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16LFCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 類(lèi)型:ADC，DAC 分辨率（位）:12 b 采樣率（每秒）:400k 數(shù)據(jù)接口:SPI 電壓源:單電源 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-WFQFN，CSP 供應(yīng)商器件封裝:16-LFCSP-WQ（3x3） 標(biāo)準(zhǔn)包裝:1
AD5592RBRUZ 功能描述:ADC, DAC 12 bit 400k SPI 16-TSSOP 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 類(lèi)型:ADC，DAC 分辨率（位）:12 b 采樣率（每秒）:400k 數(shù)據(jù)接口:SPI 電壓源:單電源 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:16-TSSOP 標(biāo)準(zhǔn)包裝:96
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*