參數(shù)資料
型號(hào): AD14160LKB-4
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號(hào)處理
英文描述: Quad-SHARC DSP Multiprocessor Family
中文描述: 48-BIT, 40 MHz, OTHER DSP, CBGA452
封裝: CERAMIC, BGA-452
文件頁數(shù): 37/52頁
文件大?。?/td> 1193K
代理商: AD14160LKB-4
AD14160/AD14160L
–37–
REV. A
POWER DISSIPATION
Total power dissipation has two components, one due to inter-
nal circuitry and one due to the switching of external output
drivers. Internal power dissipation is dependent on the instruc-
tion execution sequence and the data operands involved. Inter-
nal power dissipation is calculated in the following way:
P
INT
= I
DDIN
×
V
DD
The external component of total power dissipation is caused by
the switching of output pins. Its magnitude depends on:
– the number of output pins that switch during each cycle (O)
– the maximum frequency at which they can switch (f)
– their load capacitance (C)
– their voltage swing (V
DD
)
and is calculated by:
P
EXT
= O
×
C
×
V
DD
2
×
f
The load capacitance should include the processor’s package
capacitance (C
IN
). The switching frequency includes driving the
load high and then back low. Address and data pins can drive
high and low at a maximum rate of 1/(2t
CK
). The write strobe
can switch every cycle at a frequency of 1/t
CK
. Select pins switch
at 1/(2t
CK
), but selects can switch on each cycle.
Example:
Estimate P
EXT
with the following assumptions:
–A system with one bank of external data memory RAM
(32-bit).
–Four 128K
×
8 RAM chips are used, each with a load of 10 pF.
–External data memory writes occur every other cycle, a rate
of 1/(4t
CK
), with 50% of the pins switching.
–The instruction cycle rate is 40 MHz (t
CK
= 25 ns) and
V
DD
= 3.3 V.
The P
EXT
equation is calculated for each class of pins that can
drive:
Pin
Type
# of
Pins
%
Switching
3
C
3
3
V
DD2
= P
EXT
Address
MS0
WR
Data
ADRCLK
15
1
1
32
1
50
0
50
×
55 pF
×
55 pF
×
55 pF
×
25 pF
×
15 pF
×
20 MHz
×
10.9 V = 0.089 W
×
20 MHz
×
10.9 V = 0.00 W
×
40 MHz
×
10.9 V = 0.024 W
×
20 MHz
×
10.9 V = 0.087 W
×
40 MHz
×
10.9 V = 0.007 W
P
EXT
(3.3 V)= 0.207 W
P
EXT
(5 V)= 0.476 W
A typical power consumption can now be calculated for these
conditions by adding a typical internal power dissipation:
P
TOTAL
= P
EXT
+
(
I
DDIN2
×
5.0
V
)
Note that the conditions causing a worst-case P
EXT
are different
from those causing a worst-case P
INT
. Maximum P
INT
cannot
occur while 100% of the output pins are switching from all ones
to all zeros. Also note that it is not common for an application to
have 100% or even 50% of the outputs switching simultaneously.
OUTPUT DRIVE CURRENTS
Figure 26 shows typical I-V characteristics for the output drivers
of the ADSP-2106x. The curves represent the current drive
capability of the output drivers as a function of output voltage.
SOURCE VOLTAGE – V
100
–75
–150
0
5.25
S
0.75
1.50
2.25
3.00
3.75
4.50
75
–50
–100
–125
25
–25
50
0
–175
–200
4.75V, +85
°
C
5.0V, +25
°
C
5.25V, –40
°
C
4.75V, +85
°
C
5.0V, +25
°
C
5.25V, –40
8
C
Figure 26. ADSP-2106x Typical Drive Currents (V
DD
= 5 V)
SOURCE VOLTAGE – V
120
–20
–80
0
3.5
S
0.5
1
1.5
2
2.5
3
100
0
–40
–60
60
20
80
40
–100
–120
3.0V, +85
°
C
3.3V, +25
°
C
3.6V, –40
°
C
3.6V, –40
°
C
3.3V, +25
°
C
3.0V, +85
8
C
V
OH
V
OL
Figure 27. ADSP-2106x Typical Drive Currents (V
DD
= 3.3 V)
相關(guān)PDF資料
PDF描述
AD1555-AD1556 24-Bit ADC WITH LOW NOISE PGA
AD1555AP 24-Bit ADC WITH LOW NOISE PGA
AD1555APRL 24-Bit ADC WITH LOW NOISE PGA
AD1555BP 24-Bit ADC WITH LOW NOISE PGA
AD1555BPRL 24-Bit ADC WITH LOW NOISE PGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD142 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | PNP | 80V V(BR)CEO | 10A I(C) | TO-3
AD143 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | PNP | 40V V(BR)CEO | 10A I(C) | TO-3
AD-1432-ACD10FT-LPG-HOSE 制造商:TE Connectivity 功能描述:
AD-1434-ACD30FT-LPG-HOSE 制造商:TE Connectivity 功能描述:
AD-1446-TERMNTG-FIXTUR 制造商:TE Connectivity 功能描述:AD-1446-TERMNTG-FIXTURE