- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24827 > 935268252557 (NXP SEMICONDUCTORS) 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | 935268252557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-486-1, LQFP-144 |
| 文件頁數(shù)： | 65/80頁 |
| 文件大?。?/td> | 306K |
| 代理商： | 935268252557 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Philips Semiconductors
Preliminary specification
PDI1394L40
1394 enhanced AV link layer controller
2000 Dec 15
65
13.5
Indirect Address Registers
The following registers are defined in the indirect address space. Access to these registers must be made through the Indirect Address
(INDADDR) and Indirect Data (INDDATA) registers.
13.5.1
Registers for FIFO Size Programming
Each FIFO can be programmed to a certain size with a granularity of 64 quadlets. The size is determined by the values of the base_fifo and
end_fifo fields of the FIFO Size registers. The following formula applies:
fifo_size = (end_fifo – base_fifo + 1)
× 64 quadlets
The FIFO’s have been implemented on a single memory. The base_fifo and end_fifo fields are sued to determine the physical start and end
address of each FIFO inside the memory.
The start address of a FIFO is {fifo_addr[11:6] = base_fifo, fifo_addr[5:0] = 000000}.
The end address of a FIFO is {fifo_addr[11:6] = end_fifo, fifo_addr[5:0] = 111111}.
Note: The end_fifo must be larger than base_fifo and the hardware does not check for invalid values.
000000
RRSP
000011
000100
RREQ
000111
001000
TRSP
001011
001100
TRSP
001111 & 111111
010000
IRX
011111
100000 & 000000
ITX
101111
fifo_bank
RRSPSIZE: base_fifo
RRSPSIZE: end_fifo
RREQSIZE: base_fifo
RREQSIZE: end_fifo
TRSPSIZE: base_fifo
TRSPSIZE: end_fifo
TREQSIZE: base_fifo
TREQSIZE: end_fifo
IRXSIZE: base_fifo
IRXSIZE: end_fifo
ITXSIZE: base_fifo
ITXSIZE: end_fifo
Fields in FIFO Size registers
SV01765
Figure 34.
Reset situation of size programmable FIFOs
13.5.1.1
Asynchronous Receive Response FIFO Size (RRSPSIZE) – Indirect Address: 0x100
SV01766
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11
10
9
8
7
6
5
4
3
2
1
0
base_fifo
end_fifo
00
0
00
0
1
Reset Value 0x00000003
Bit 31..14
R/W
Unused bits read ‘0’
Bit 13..8
R/W
base_fifo: Base address of the FIFO
Bit 7, 6
R/W
Unused bits read ‘0’
Bit 5..0
R/W
end_fifo: End address of the FIFO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 08008GOB | 125 A, 800 V, SCR, TO-209AC |
| 935268252551 | 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144 |
| 08008GOC | 125 A, 800 V, SCR, TO-209AC |
| 08008GOD | 125 A, 800 V, SCR, TO-208AD |
| 08010GOB | 125 A, 1000 V, SCR, TO-209AC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。