參數(shù)資料
型號: 84301
英文描述: 84301 4-Port Fast Ethernet Controller manual 3/98
中文描述: 84301 4端口快速以太網(wǎng)控制器手冊3 / 98
文件頁數(shù): 19/62頁
文件大小: 606K
代理商: 84301
84301 4-Port
Fast Ethernet Controller
4-19
MD400158/D
Broadcast Address:
The six incoming destination
address bytes must all be FF hex. If a port is
programmed to accept Broadcast or Multicast Ad-
dresses the frame will be received.
If the ncoming frame s addressed to a port n the chip
specifically (Destination Address matches the con-
tents of the Station Address Register), or s of general
or group interest (Broadcast or Multicast Address),
the port will pass the frame exclusive of Preamble and
FCS to the CPU buffer and indicate any error condi-
tions at the end of the frame. If, however, the address
does not match, as soon as the mismatch is recog-
nized, the port will terminate reception and issue an
RxDC.
A port may be programmed via the Match Mode bits
of the Receive Command Register to ignore all
frames (Disable Receiver), accept all rames (Promis-
cuous mode), accept frames with the proper Station
Address or the Broadcast Address (Station/Broad-
cast), or accept all frames with the proper Station
Address, the Broadcast Address, or all Multicast
Addresses (Station/Broadcast/Multicast).
3.3.3 Terminating Reception
Reception is terminated when either of the following con-
ditions occur:
Carrier Sense or Receive Data Valid Inactive:
Indicates that traffic is no longer present on the
Ethernet cable.
Overflow:
The host node for some reason is not able
to empty a port Receive FIFO as rapidly as it is filled,
and an error occurs as frame data s ost. On average
a port’s Receive FIFO must be serviced every 3200 ns
for 10 Mbit Ethernet or 320 ns for 100 Mbit Ethernet to
avoid this condition.
3.3.4 Using the RXABORT Pins to Terminate
Reception of a Packet
By pulsing the corresponding RXABORT pin high for a
minimum of 1 RXC cycle any time during the reception of
a packet, that particular port’s packet reception can be
terminated. When reception of a packet is terminated this
way, the Receive FIFO will be cleared and will stay cleared
until carrier sense in 10 MBit Serial Mode or Receive Data
Valid in MII mode, transitions from high to low or from low
to high ndicating either he end of he packet being aborted
or the beginning of a new receive packet. It s mportant to
note that RXABORT will cause the RXDC pin to go high
based on the conditions described under “Conditions that
cause the RXDC pin to go high”.
The RXDC signal s asserted so hat an external processor
will always have an indication of a packet abortion irre-
spective of whether it’s aborted by the user or by an
external PHY. However, the assertion of the RXDC signal
can be avoided by setting bit 4 of configuration register #2.
This will enable the reception of any packet irrespective of
errors and also reduce the number of signals (RXDC1_4
and CLRRXERR) that need to be processed when the
corresponding RXABORT goes high.
3.3.5 Receive Discard Conditions
Receive packets can be discarded for not meeting the
minimum IEEE 802.3 requirements for a good packet, for
address mismatches when the chip is not in promiscuous
mode, and by either user intervention or symbol errors
occurring from a 100 Mbit/sec physical device. n the case
of discards due to oversized packets, address mis-
matches, or the assertion of the RXABORT pin during
packet reception, further writing of receive packet data to
the receive FIFO is halted once the mismatch, receive
abort or oversized packet condition is determined.
Except for discards due to address mismatches, all packet
discards occur after carrier sense, or Receive Data Valid
in MII mode, deasserts. The discarding of receive packets
for error conditions can be controlled through bits 0
through 3 of he receive command register, and hrough bit
4 of configuration register #2. Listed below are the
required conditions for a receive discard to be produced:
1. Bit 0 of the Rx command register is LOW and a
receive FIFO overflow occurred during reception.
2. Bit 1 of the Rx command register is LOW and a
packet with a CRC error was received.
3. Bit 4 of Configuration register 2 is LOW and the
RXABORT pin is driven high while CSN is high.
4. Bit 3 of he Rx command register s LOW and a packet
with less than 64 bytes of data was received.
5. Bit 4 of the Rx command register is LOW and a
packet of size greater than 1518 was received.
6. The Receiver is not in promiscuous mode and a
address mismatch occurs.
Discarding of a receive packet by a port will cause any
packet data that was written to that receive FIFO to be
flushed from the FIFO. If no completely received packets
are in the receive FIFO at the time a receive discard
occurs, the receive FIFO will be completely flushed of
data. If however, a completely received packet, as indi-
cated by the packets status double word having been
written to the FIFO, is in the receive FIFO at the time of a
相關(guān)PDF資料
PDF描述
84301 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器)
84717000 MINIATURNAEHERUNGSSCHALTER 4MM GLATT PNP
84717002 MINIATURNAEHERUNGSSCHALTER M5 PNP
84717100 MINIATURNAEHERUNGSSCHALTER 4MM GLATT NPN
84717102 MINIATURNAEHERUNGSSCHALTER M5 NPN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
8430100000 功能描述:OPTOCOUPLER 115VAC/DC 1 CH PLUG RoHS:是 類別:隔離器 >> 光隔離器 - 晶體管,光電輸出 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:NEPOC 通道數(shù):1 輸入類型:DC 電壓 - 隔離:2500Vrms 電流傳輸比(最小值):20% @ 16mA 電流傳輸比(最大):- 輸出電壓:7V 電流 - 輸出 / 通道:8mA 電流 - DC 正向(If):25mA Vce飽和(最大):- 輸出類型:有 Vcc 的晶體管 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
8430-1032-A-0 制造商:RAF Electronic Hardware 功能描述:
8430110000 功能描述:OPTOCOUPLER 24VAC/DC 4CH PLUG RoHS:是 類別:隔離器 >> 光隔離器 - 晶體管,光電輸出 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:NEPOC 通道數(shù):1 輸入類型:DC 電壓 - 隔離:2500Vrms 電流傳輸比(最小值):20% @ 16mA 電流傳輸比(最大):- 輸出電壓:7V 電流 - 輸出 / 通道:8mA 電流 - DC 正向(If):25mA Vce飽和(最大):- 輸出類型:有 Vcc 的晶體管 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
8430114 制造商:SAB NORTH AMERICA 功能描述:SL843C continuous flex servo motor feedback cable 26/10c + 20/4c UL CSA shielded
843011AG 制造商:Integrated Device Technology Inc 功能描述:843011AG - Rail/Tube