- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67346 > 5962F0721401VZC (NATIONAL SEMICONDUCTOR CORP) 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP128 PDF資料下載
參數(shù)資料
| 型號： | 5962F0721401VZC |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP128 |
| 封裝： | CERAMIC, MS-026BFB, QFP-128 |
| 文件頁數(shù)： | 31/44頁 |
| 文件大?。?/td> | 1491K |
| 代理商： | 5962F0721401VZC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
M32000D4BFP-80
37
(3) Arbitration and external bus master read/write timing
Limits
Symbol
Test conditions
td(CLKIN-HACKHX)
td(CLKIN-HACKL)
td(CLKIN-HACKLX)
td(CLKIN-HACKH)
td(CLKIN-AZ)
td(CLKIN-AZX)
td(CLKIN-DZX)
td(CLKIN-DV)
td(CLKIN-DXZ)
td(CLKIN-DVX)
td(CS-DCZX)
td(CLKIN-DCHX)
td(CLKIN-DCL)
td(CLKIN-DCXZ)
td(CLKIN-DCLX)
42
43
44
45
46
47
54
55
56
57
58
59
60
61
62
Max.
_____
HACK = "H" effective time after CLKIN
_____
HACK = "L" delay time after CLKIN
_____
HACK = "L" effective time after CLKIN
_____
HACK = "H" delay time after CLKIN
Address output disable time after CLKIN
Address output enable time after CLKIN
Data output enable time after CLKIN
Data output delay time after CLKIN
Data output disable time after CLKIN
Data output effective time after CLKIN
__
DC output enable time after CS
__
DC = "H" effective time after CLKIN
__
DC = "L" delay time after CLKIN
__
DC output disable time after CLKIN
__
DC = "L" effective time after CLKIN
Parameter
8
16
15
16
12
Min.
0
ns
Unit
Reference
number
(4) Standby timing
Limits
Symbol
Test conditions
td(CLKIN-STBYHX)
td(CLKIN-STBYL)
td(CLKIN-STBYLX)
td(CLKIN-STBYH)
Reference
number
65
66
67
68
Min.
Unit
Max.
Parameter
ns
tc(CLKIN)n/4+15
_____
STBY = "H" effective time after CLKIN
_____
STBY = "L" delay time after CLKIN (see note)
_____
STBY = "L" effective time after CLKIN
_____
STBY = "H" delay time after CLKIN (see note)
0
_____
Note: The STBY signal is synchronized with the internal clock, therefore its timing changes at 0, 90, 180 and 270 (n=0, 1, 2, 3) degree phase
of CLKIN.
Limits
Symbol
Parameter
Min.
Port output "L" pulse width (see note)
Port output "H" pulse width (see note)
Test conditions
(5) I/O port timing
tw(PORTOUTL)
tw(PORTOUTH)
Max.
Unit
ns
Reference
number
10
71
72
Note: The minimum pulse width value is that where the output is changed within 1 clock of the internal clock. Software processing time to write
to the port data register is not included.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962F1023702VXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023701QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962R1023701QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023703QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023702QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962F1023501KXA | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K4A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K5A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K6A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502KYA | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。