- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67346 > 5962F0721401VZC (NATIONAL SEMICONDUCTOR CORP) 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP128 PDF資料下載
參數(shù)資料
| 型號： | 5962F0721401VZC |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP128 |
| 封裝： | CERAMIC, MS-026BFB, QFP-128 |
| 文件頁數(shù)： | 16/44頁 |
| 文件大?。?/td> | 1491K |
| 代理商： | 5962F0721401VZC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
M32000D4BFP-80
23
When writing word-size data aligned on the 32-bit boundary, the
M32000D4BFP-80 carries out a burst-transfer by outputting the
______
BURST signal. When burst-writing 32-bit data, the MSB-side 16-bit
write bus cycle is driven first, followed by the LSB-side 16-bit write
______
bus cycle. The BURST signal is synchronized with the CLKIN falling
edge of the first bus access cycle, and "L" level is output. It returns to
"H" level in synchronization with the CLKIN falling edge of the last
bus access cycle. Addresses A8 to A30 are output for each cycle.
_____
When an "L" level is input to HREQ, the M32000D4BFP-80 switches
_____
to the hold state and outputs an "L" level to HACK. While the
M32000D4BFP-80 is in the hold state, bus related pins go to a high
impedance state, and data transfer is carried out on the system bus.
_____
To return to normal operation mode from the hold state, the HREQ
signal should be changed to an "H" level.
Fig. 21 1-word (32-bit) burst write timing (1-0 wait)
Fig. 22 Bus arbitration timing
"Hi-Z"
(see note 2)
"Hi-Z"
Notes 1: Before switching to the hold state, an idle cycle of 1 CLKIN clock period is always
inserted.
After returning from the hold state, an idle cycle of 1 to 5 CLKIN clock periods is
always inserted.
2: "Hi-Z" means high impedance, and
indicates sampling timing.
3: While the M32000D4BFP-80 is in the hold state, the DC signal is driven and output
when the CS signal is input.
(see note 2)
(see note 3)
write
CLKIN
HREQ
BCH, BCL
D0 - D15
DC
R/W
idle
hold shift
hold
return
idle
HACK
A8 - A30
SID, ST
(see note 1)
BS
BURST
idle
CLKIN
BS
A8 - A30
SID,ST
BCH, BCL
BURST
D0 - D15
DC
R/W
burst write (1 word)
idle
"Hi-Z"
Note: "Hi-Z" means high-impedance, and
indicates sampling timing.
Wait cycles can be inserted even when burst transferring by
setting DC = "H".
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962F1023702VXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023701QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962R1023701QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023703QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023702QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962F1023501KXA | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K4A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K5A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K6A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502KYA | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。