參數(shù)資料
型號: 5962F0721401VZC
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: ADC
英文描述: 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP128
封裝: CERAMIC, MS-026BFB, QFP-128
文件頁數(shù): 14/44頁
文件大?。?/td> 1491K
代理商: 5962F0721401VZC
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
M32000D4BFP-80
21
Fig. 18 Automatic idle cycle insertion between consecutive read
and write cycles
__
When an "L" level is input to DC, the next bus cycle is processed and
wait cycles are inserted until this point. When a write cycle comes
immediately after a read cycle, the M32000D4BFP-80 inserts an idle
cycle to prevent a collision with data on the system bus. The same
applies to write cycles (burst write access) immediately after a burst
read cycle.
Fig. 17 Read/write timing (two one-wait accesses)
"H"
idle
read
CLKIN
BS
A8 - A30
SID, ST
BCH, BCL
BURST
D0 - D15
DC
R/W
idle
read
"H"
idle
write
idle
write
CLKIN
BS
A8 - A30
SID, ST
BCH, BCL
BURST
D0 - D15
DC
R/W
"Hi-Z"
Note: "Hi-Z" means high-impedance, and
indicates sampling timing.
Keep DC signal at the "H" level when waits are inserted.
"H"
idle
CLKIN
BS
A8 - A30
SID, ST
BCH, BCL
BURST
D0 - D15
DC
R/W
idle
read
write
idle
"Hi-Z"
Note: "Hi-Z" means high-impedance, and
indicates sampling timing.
相關(guān)PDF資料
PDF描述
5962F1023702VXC 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28
5962F1023701QXC 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28
5962R1023701QXC 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28
5962F1023703QXC 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28
5962F1023702QXC 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962F1023501KXA 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502K4A 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502K5A 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502K6A 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502KYA 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk