- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67322 > 5962-0924001VXC (TEXAS INSTRUMENTS INC) 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962-0924001VXC |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP100 |
| 封裝： | HERMETIC SEALED, CERAMIC, QFP-100 |
| 文件頁數(shù)： | 31/46頁 |
| 文件大?。?/td> | 1109K |
| 代理商： | 5962-0924001VXC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
SLAS669B
– SEPTEMBER 2010 – REVISED MAY 2011
Digital Outputs
Output Bus and Clock Options
The ADS5400 has two buses, A and B. Using register 0x02, a single or dual bus output can be selected. In
single-bus mode, bus A is used at the full clock rate, while in two-bus mode, data is multiplexed at half the clock
rate on A and B. While in single bus mode, CLKOUTA will be at frequency CLKIN/2 and a DDR interface is
achieved. In two-bus mode, CLKOUTA/CLKOUTB can be either at frequency CLKIN/2 or CLKIN/4, providing
options for an SDR or DDR interface. The ADC provides 12 LVDS-compatible data outputs (D11 to D0; D11 is
the MSB and D0 is the LSB), a data-ready signal (CLKOUT), and an over-range indicator (OVR) on each bus. It
is recommended to use the CLKOUT signal to capture the output data of the ADS5400. Both two's complement
and offset binary are available output formats, in register 0x05.
The capacitive loading on the digital outputs should be minimized. Higher capacitance shortens the data-valid
timing window. The values given for timing were obtained with an estimated 3.5-pF of differential parasitic board
capacitance on each LVDS pair.
Reset and Synchronization
Referencing the timing diagrams starting in Figure 1, the polarity of CLKOUT with respect to the sample N data
output transition is undetermined because of the unknown startup logic level of the clock divider that generates
the CLKOUT signal, whether in frequency CLKIN/2 or CLKIN/4 mode. The polarity of CLKOUT could invert when
power is cycled off/on. If a defined CLKOUT polarity is required, the RESET input pins are used to reset the
clock divider to a known state after power on with a reset pulse. A RESET is not commonly required when using
only one ADS5400 because a one sample uncertainty at startup is not usually a problem.
NOTE: initial samples capture RESET = HIGH on the rising edge of CLKINP. This is being corrected for final
samples and will reflect the diagram as drawn, with RESET = HIGH captured on falling edge of CLKINP.
In addition to CLKOUT alignment using RESET, a synchronization mode is provided in register 0x05. In this
mode, the OVR output becomes the SYNCOUT. The SYNCOUT will indicate which sample was present when
the RESET input pulse was captured in a HIGH state. The OVR indicator is not available when sync mode is
enabled. In single bus mode, only SYNCOUTA is used. In dual bus mode, only SYNCOUTB is used.
LVDS
Differential source loads of 100
and 200 are provided internal to the ADS5400 and can be implemented using
register 0x06 (as well as no internal load). Normal LVDS operation expects 3.5mA of current, but alternate values
of 2.5, 4.5, and 5.5mA are provided to save power or improve the LVDS signal quality when the environment
provides excessive loading.
Over Range
The OVR output equals a logic high when the 12-bit output word attempts to exceed either all 0s or all 1s. This
flag is provided as an indicator that the analog input signal exceeded the full-scale input limit set in register 0x00
and 0x01 (
± gain error). The OVR indicator is provided for systems that use gain control to keep the analog input
signal within acceptable limits. The OVR pins are not available when the sychronization mode is enabled, as they
become the SYNCOUT indicator.
Data Scramble
In normal operation, with this mode disabled, the MSBs have similar energy to the analog input fundamental
frequency and can in some instances cause board interference. A data scramble mode is available in register
0x06. In this mode, bits 11-1 are XOR'd with bit 0 (the LSB). Because of the random nature of the LSB, this has
the effect of randomizing the data pattern. To de-scramble, perform the opposite operation in the digital chip after
receiving the scrambled data.
Copyright
2010–2011, Texas Instruments Incorporated
37
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-3870702MGX | SWITCHED CAPACITOR CONVERTER, MBCY8 |
| 5962-3870702MPX | SWITCHED CAPACITOR CONVERTER, CDIP8 |
| 5962-8512701XC | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
| 5962-85127023A | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CQCC28 |
| 5962-8512702XA | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-1022101VSC | 制造商:Texas Instruments 功能描述:HIGH TEMP BUCK CONVERTER - Trays |
| 5962-1123701VXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 16MB Radiation- Hardened 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| 5962-1124201VFA | 功能描述:LVDS 接口集成電路 2x2 Crosspoint Sw RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| 596-2114-013 | 制造商:Johnson Components 功能描述:WASHER - Bulk |
| 5962-1222401QHA | 功能描述:低壓差控制器 - LDO Lo-NOISE FAST-TRANS 1.5A LDO VTG Reg RoHS:否 制造商:Micrel 最大輸入電壓:5.5 V 輸出電壓:Adjustable 輸出電流:10 mA 負(fù)載調(diào)節(jié): 輸出類型:Adjustable, Fixed 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-23-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。