參數(shù)資料
型號: 5962-0924001VXC
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP100
封裝: HERMETIC SEALED, CERAMIC, QFP-100
文件頁數(shù): 28/46頁
文件大?。?/td> 1109K
代理商: 5962-0924001VXC
40
45
50
55
60
65
0
0.2
0.4
0.6
0.8
1
1.2
Clock Amplitude-Vp-p
f
=10.05MHz
IN
f
=100.33MHz
IN
f
=601.13MHz
IN
f
=901.13MHz
IN
f
=801.13MHz
IN
f
=1498.50MHz
IN
f =1GSPS
s
SNR-Signal-to-NoiseRatio-dBFS
40
45
50
55
60
65
70
75
80
0
0.2
0.4
0.6
0.8
1
1.2
Clock Amplitude-Vp-p
f
=10.05MHz
IN
f
=601.13MHz
IN
f
=100.33MHz
IN
f
=801.13MHz
IN
f
=1498.50MHz
IN
f
=901.13MHz
IN
SFDR-Spurious-FreeDynamicRange-dBc
f =1GSPS
s
CLK
ADS5400
CLK
0.1 F
m
Clock
Source
SLAS669B
– SEPTEMBER 2010 – REVISED MAY 2011
Figure 32. ADS5400 SFDR vs Differential Clock
Figure 33. ADS5400 SNR vs Differential Clock
Level
The characterization of the ADS5400 is typically performed with a 1.5 VPP differential clock, but the ADC
performs well with a differential clock amplitude down to ~400mVPP (200mV swing on both CLK and CLK), as
shown in Figure 32 and Figure 33. For jitter-sensitive applications, the use of a differential clock has some
advantages at the system level and is strongly recommended. The differential clock allows for common-mode
noise rejection at the printed circuit board (PCB) level. With a differential clock, the signal-to-noise ratio of the
ADC is better for jitter-sensitive, high-frequency applications because the board level clock jitter is superior.
Larger clock amplitude levels are recommended for high analog input frequencies or slow clock frequencies. At
high analog input frequencies, the sampling process is sensitive to jitter. At slow clock frequencies, a small
amplitude sinusoidal clock has a lower slew rate and can create jitter-related SNR degradation due to the
uncertainty in the sampling point associated with a slow slew rate. Figure 34 demonstrates a recommended
method for converting a single-ended clock source into a differential clock; it is similar to the configuration found
on the evaluation board and was used for much of the characterization. See also Clocking High Speed Data
Converters (SLYT075) for more details.
Figure 34. Differential Clock
The common-mode voltage of the clock inputs is set internally to 2.5 V using internal 400
resistors (see
Figure 30). It is recommended to use ac coupling in the clock path, but if this scheme is not possible, the
ADS5400 features good tolerance to clock common-mode variation, as shown in Figure 35 and Figure 36. The
internal ADC core uses both edges of the clock for the conversion process. Ideally, a 50% duty-cycle clock signal
should be provided.
34
Copyright
2010–2011, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
5962-3870702MGX SWITCHED CAPACITOR CONVERTER, MBCY8
5962-3870702MPX SWITCHED CAPACITOR CONVERTER, CDIP8
5962-8512701XC 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28
5962-85127023A 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CQCC28
5962-8512702XA 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-1022101VSC 制造商:Texas Instruments 功能描述:HIGH TEMP BUCK CONVERTER - Trays
5962-1123701VXC 功能描述:靜態(tài)隨機存取存儲器 16MB Radiation- Hardened 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
5962-1124201VFA 功能描述:LVDS 接口集成電路 2x2 Crosspoint Sw RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
596-2114-013 制造商:Johnson Components 功能描述:WASHER - Bulk
5962-1222401QHA 功能描述:低壓差控制器 - LDO Lo-NOISE FAST-TRANS 1.5A LDO VTG Reg RoHS:否 制造商:Micrel 最大輸入電壓:5.5 V 輸出電壓:Adjustable 輸出電流:10 mA 負載調(diào)節(jié): 輸出類型:Adjustable, Fixed 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SOT-23-6