參數資料
型號: 4571
廠商: Renesas Technology Corp.
英文描述: SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
中文描述: 單芯片4位微機的CMOS
文件頁數: 44/126頁
文件大?。?/td> 1627K
代理商: 4571
Rev.1.02
May 25, 2007
Page 24 of 124
REJ03B0179-0102
4571 Group
(4) Notes on interrupts
(1) Bit 3 of register I1
When the input of the P20/INT0 pin is controlled with the
bit 3 of register I1 in software, be careful about the
following notes.
Depending on the input state of the P20/INT0 pin, the external
0 interrupt request flag (EXF0) may be set when the bit 3 of
register I1 is changed. In order to avoid the occurrence of an
unexpected interrupt, clear the bit 0 of register V1 to “0” (refer
to (1) in Figure 24) and then, change the bit 3 of register I1.
In addition, execute the SNZ0 instruction to clear the EXF0
flag to “0” after executing at least one instruction (refer to (2)
in Figure 24).
Also, set the NOP instruction for the case when a skip is
performed with the SNZ0 instruction (refer to (3) in Figure
24).
Fig 24. External 0 interrupt program example-1
(2) Bit 3 of register I1
When the bit 3 of register I1 is cleared to “0”, the RAM
back-up mode is selected and the input of INT0 pin is
disabled, be careful about the following notes.
When the INT0 pin input is disabled (register I13 = “0”), set
the key-on wakeup of INT0 pin to be invalid (register L10 =
“0”) before system enters to the RAM back-up mode. (refer to
(1) in Figure 25).
Fig 25. External 0 interrupt program example-2
(3) Bit 2 of register I1
When the interrupt valid waveform of the P20/INT0 pin is
changed with the bit 2 of register I1 in software, be careful
about the following notes.
Depending on the input state of the P20/INT0 pin, the external
1 interrupt request flag (EXF0) may be set when the bit 2 of
register I1 is changed. In order to avoid the occurrence of an
unexpected interrupt, clear the bit 0 of register V1 to “0” (refer
to (1) in Figure 26) and then, change the bit 2 of register I1 is
changed.
In addition, execute the SNZ0 instruction to clear the EXF0
flag to “0” after executing at least one instruction (refer to (2)
in Figure 26).
Also, set the NOP instruction for the case when a skip is
performed with the SNZ0 instruction (refer to (3) in Figure
26).
Fig 26. External 0 interrupt program example-3
LA
4
; (
×××02)
TV1A
; The SNZ0 instruction is valid ...... (1)
LA
8
; (1
×××2)
TI1A
; Control of INT0 pin input is changed
NOP
...................................................... (2)
SNZ0
; The SNZ0 instruction is executed
(EXF0 flag cleared)
NOP
...................................................... (3)
×: these bits are not used here.
LA
0
; (
×××02)
TL1A
; INT0 key-on wakeup disabled .....(1)
DI
EPOF
POF
; RAM back-up
×: these bits are not used here.
LA
4
; (
×××02)
TV1A
; The SNZ0 instruction is valid ......(1)
LA
12
; (1
×××2)
TI1A
; Interrupt valid waveform is changed
NOP
.......................................................(2)
SNZ0
; The SNZ0 instruction is executed
(EXF0 flag cleared)
NOP
.......................................................(3)
×: these bits are not used here.
相關PDF資料
PDF描述
45722.123.242 1 mm2, COPPER ALLOY, WIRE TERMINAL
45733.201.004 2.5 mm2, COPPER ALLOY, WIRE TERMINAL
45733.417.031 2.5 mm2, WIRE TERMINAL
45744.123.211 6 mm2, COPPER ALLOY, WIRE TERMINAL
45744.201.004 6 mm2, COPPER ALLOY, WIRE TERMINAL
相關代理商/技術參數
參數描述
4571_08 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Standard Characteristics
45-710 制造商:GC Electronics 功能描述:EXTENSION CABLE, PARALLEL, 6FT, PUTTY; Cable Length - Imperial:6ft; Cable Length - Metric:1.83m; Connector Type A:Centronics 36 Position Plug; Connector Type B:Centronics 36 Position Receptacle; Jacket Color:Putty; Cable Color:Putty 制造商:Calrad Electronics 功能描述:Cable Assembly Parallel 6m 28AWG 36 POS SCSI to 36 POS SCSI M-F
4-571011-3 功能描述:ANVIL 制造商:te connectivity amp connectors 系列:* 零件狀態(tài):有效 標準包裝:1
457102-1 制造商:TE Connectivity 功能描述:BLOCK, PLATE MTG - Bulk
45710224PTC2103 制造商:Omron Corporation 功能描述: