28F6408W30, 28F3204W30, 28F320W30, 28F640W30
Preliminary
27
The address can either hold constant or it can increment. The device compares the incoming
address to that stored from the setup phase (WA
0
); if they match, the WSM programs the new data
word at the next sequential memory location. If they differ, the WSM jumps to the new address
location.
The program phase concludes when the host programming system writes to a different block
address; data supplied must be FFFFh. Upon program phase completion, the device enters the EFP
verify phase.
5.3.4
Verify Phase
A high percentage of the flash bits program on the first WSM pulse. However, for those cells that
do not completely program on their first attempt, EFP internal verification identifies them and
applies additional pulses as required.
The verify phase is identical in flow to that of the program phase, except that instead of
programming incoming data, the WSM compares the verify-stream data to that which was
previously programmed into the block. If the data compares correctly, the host programmer
proceeds to the next word. If not, the host waits while the WSM applies an additional pulse(s).
The host programmer must reset its initial verify-word address to the same starting location
supplied during the program phase. It then reissues each data word in the same order it did during
the program phase. Like programming, the host may write each subsequent data word to WA
0
or it
may increment up through the block addresses.
The verification phase concludes when the interfacing programmer writes to a different block
address; data supplied must be FFFFh. Upon verify phase completion, the device enters the EFP
exit phase.
5.3.5
Exit Phase
SR.7=1 indicates that the device has returned to normal operating conditions. A full status check
should be performed at this time to ensure the entire block programmed successfully. After EFP
exit, any valid CUI command can be issued.
5.4
Write Protection (V
PP
< V
PPLK
)
If the V
PP
voltage is below the V
PP
lockout threshold, word programming is prohibited. To ensure
proper word program operation, V
PP
must be set to one of the two valid V
PP
ranges. To determine
program status, poll the status register and analyze the bits.
When V
PP
is at V
PP1
, program currents are drawn through the V
CC
supply. If V
PP
is driven by a
logic signal, V
PP1
must remain above the V
PP1
minimum value in order to program erase mode.
6.0
Flash Erase Mode
6.1
Block Erase
Flash erasing is performed on a block-by-block basis; therefore, only one block may be erased at
any given time. Once a block is erased, all bits within that block will read as a logic level one (1).