7-2
Mindspeed Technologies
28229-DSH-001-B
Registers
CX28224/5/9 Data Sheet
The device level registers in
Table 7-2 provide control for the device’s major operating
modes, as well as status and control for summary interrupts.
The registers listed in
Table 7-3 are replicated for each port. Two methods can be used
to determine the exact address of a specific register in a specific port. All numbers are
in hexadecimal.
1.
Add the port offset address to the port base address as shown in
Table 7-1. For
example:
For Port 3, IOMODE register
00C0 (Port 3 base address) + 0x05 (port offset address) = 00C5
2.
Use the following formula:
0x40 (port register map size)
× n (port number) + port offset address = exact
register address
Table 7-2. Device Control and Status Registers
Address
Name
Type
OneSec
Latching
Description
Page
Number
0x0200
MODE
R/W
—
Device Mode Control Register
0x0201
PHYINTFC
R/W
—
PHY-side Interface Control Register
0x0202
ATMINTFC
R/W
—
ATM-side Interface Control Register
0x0203
OUTSTAT
R/W
—
Output Status Control Register
0x0204
SUMPORT
R
—
Summary Port Interrupt Status Register
0x0205
ENSUMPORT
R/W
—
Summary Port Interrupt Control Register
0x0208
PART/VER
R
—
Part Number/Version Register
Table 7-3. Port Control and Status Registers (1 of 3)
Port Offset
Address
Name
Type
One-second
Latching
Description
Page
Number
0x00
SUMINT
R
—
Summary Interrupt Status Register
0x01
ENSUMINT
R/W
—
Summary Interrupt Control Register
0x02
—
——
Reserved, set to a logical 0
—
0x03
—
——
Reserved, set to a logical 0
—
0x04
PMODE
R/W
—
Port Mode Control Register
0x05
IOMODE
R/W
—
Input/Output Mode Control Register
0x08
CGEN
R/W
—
Cell Generation Control Register
0x09
HDRFIELD
R/W
—
Header Field Control Register
0x0A
IDLPAY
R/W
—
Transmit Idle Cell Payload Control Register
0x0B
ERRPAT
R/W
—
Error Pattern Control Register
0x0C
CVAL
R/W
—
Cell Validation Control Register
0x0D
UTOP1
R/W
—
UTOPIA Control Register 1
0x0E
UTOP2
R/W
—
UTOPIA Control Register 2