![](http://datasheet.mmic.net.cn/190000/28225-14_datasheet_14797605/28225-14_30.png)
2-2
Mindspeed Technologies
28229-DSH-001-B
CX2822x Hardware Description
CX28224/5/9 Data Sheet
Figure 2-1. CX28229 Logic Diagram (UTOPIA-to-UTOPIA)
ATM Transmit Address Bus
ATM Transmit Start Of Cell
ATM Transmit Parity
Microprocessor Clock
Chip Select
Address Strobe, Write Control
Write/Read, Read Control
ATM Transmit Clock
Address Bus
ATM Transmit Enable
Sync/Async Mode Select
Microprocessor
I/O
MicroData[7:0]
Interface
I
MicroClk
MAS*, MWr*
MW/R, MRd*
MicroAddr[10:0]
I
MSyncMode
Microprocessor Data Bus
Test Reset
Test Clock
Test Data Output
TDO
atmUTxAddr[4:0]
TRST*
TCK
O
One Second
I/O
ATM Receive Cell Available
ATM Receive Start of Cell
ATM Receive Parity
OneSecIO
atmURxClAv
atmURxSOC
atmURxPrty
atmUTxSOC
atmUTxPrty
ATM UTOPIA Transmit
atmURxData[15:0]
O ATM Receive Data Bus
atmUTxClk
atmUTxEnb*
atmUTxClAv
O
JTAG
Test Mode Select
TMS
Test Data Input
TDI
ATM UTOPIA Receive
ATM Transmit Data Bus
atmUTxData[15:0]
I
ATM Receive Clock
atmURxClk
ATM Receive Enable
atmURxEnb*
ATM Receive Address Bus
atmURxAddr[4:0]
I
O
ATM Transmit Cell Available
MicroInt*
O
Interface
8kHzIn
Reset
Reset*
I
One Second Input/Output
Reset
8kHzIn Clock
MCS*
Interface
500027_003a
PHY Transmit Address Bus
PHY Transmit Start Of Cell
PHY Transmit Clock
PHY Transmit Enable
phyUTxAddr[4:0]
PHY Receive Cell Available
PHY Receive Start of Cell
phyURxClAv[1:0]
phyURxSOC
phyUTxSOC
PHY UTOPIA Transmit
phyURxData[7:0]
I PHY Receive Data Bus
phyUTxClk
phyUTxEnb[1:0]*
phyUTxClAv[1:0]
I
PHY UTOPIA Receive
PHY Transmit Data Bus
phyUTxData[7:0]
O
PHY Receive Clock
phyURxClk
PHY Receive Enable
phyURxEnb[1:0]*
PHY Receive Address Bus
phyURxAddr[4:0]
O
I
PHY Transmit Cell Available
Interface
Memory Address Bus
Chip Enable
Output Enable
MemAddr[19:0]
MemCtrl_CE*
MemCtrl_OE*
MemCtrl_WE*
O Write Enable
External Memory
Memory Data Bus
MemData[15:0]
I/O
O
Interface
Test Enable
TestEnable
Test Mode
TestMode
I
MRdy
Summary Interrupt
StatOut[1:0]
O Status Output
Ready
O
IMA System Clock
IMA_SysClk
IMA Reference Clock
IMA_RefClk
I
TxTRL[1:0]
O Transmit Reference Clock
SRAM Clock
MemCtrl_CLK
MemCtrl_ADSC
O Address Enable
O
IMA Clocks
External Memory Select I
ExtMemSel
Phy Interface Select I
PhyIntFcSel (1)
(1) Tied Low