
7-40
Mindspeed Technologies
28229-DSH-001-B
Registers
CX28224/5/9 Data Sheet
0x0D—UTOP1 (UTOPIA Control Register 1)
The UTOP1 register controls the UTOPIA resets, parity orientation, and the transmit
FIFO fill-level threshold.
0x0E—UTOP2 (UTOPIA Control Register 2) (TC Block)
The UTOP2 register contains the multi-PHY address value for the port.
Bit
Default
Name
Description
7
0
TxReset
When written to a logical 1, this bit resets the transmit FIFO pointers. This reset
should only be used as a test function because it can create short cells.
6
0
RxReset
When written to a logical 1, this bit resets the receive FIFO pointers. This reset
should only be used as a test function because it can create short cells.
50
—
Reserved, write to a logical 0.
40
—
Reserved, write to a logical 0.
30
—
Reserved, write to a logical 0.
20
—
Reserved, write to a logical 0.
10
—
Reserved, write to a logical 0.
00
—
Reserved, write to a logical 0.
FOOTNOTE:
(1) These bits should only be changed when the device or port logic reset is asserted.
Bit
Default
Name
Description
70
—
Reserved, write to a logical 0.
60
—
Reserved, write to a logical 0.
5x
UtopDis(1)
When written to a logical 1, this bit disables UTOPIA outputs for this port.
4
0
MphyAddr[4]—
MSB(1)
These bits are the Multi-PHY Device Address. Each CX2822x port should have a
unique address. These bits correspond to the URxAddr and UTxAddr pins. When
the pin matches the bit values, the port is accessed. This port ignores any
transactions meant for another port or PHY device.
30
MphyAddr[3](1)
2(2)
MphyAddr[2](1)
1(2)
MphyAddr[1](1)
0
(2)
MphyAddr[0]—
LSB(1)
FOOTNOTE:
(1) These bits should only be changed when the device or port logic reset is asserted.
(2) The default for these bits is the port number for each port. (000—Port 0, 001—Port 1, 010—Port 2, 011—Port 3, 100—Port 4,
101—Port 5, 110—Port 6, 111—Port 7)
Version
Default
CX28229-11
0
CX28229-12 and later
1