- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368731 > 16LF628A (Microchip Technology Inc.) FLASH-Based 8-Bit CMOS Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | 16LF628A |
| 廠商： | Microchip Technology Inc. |
| 元件分類： | 8位微控制器 |
| 英文描述： | FLASH-Based 8-Bit CMOS Microcontrollers |
| 中文描述： | 基于閃存的8位CMOS微控制器 |
| 文件頁數(shù)： | 78/168頁 |
| 文件大?。?/td> | 3760K |
| 代理商： | 16LF628A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當(dāng)前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁
PIC16F627A/628A/648A
DS40044A-page 76
Preliminary
2002 Microchip Technology Inc.
FIGURE 12-4:
RX PIN SAMPLING SCHEME, BRGH = 0 OR BRGH = 1
12.2
USART Asynchronous Mode
In this mode, the USART uses standard non-return-to-
zero (NRZ) format (one START bit, eight or nine data
bits and one STOP bit). The most common data format
is 8-bit. A dedicated 8-bit baud rate generator is used
to derive baud rate frequencies from the oscillator. The
USART transmits and receives the LSb first. The
USART’s transmitter and receiver are functionally inde-
pendent but use the same data format and baud rate.
The baud rate generator produces a clock either x16 or
x64 of the bit shift rate, depending on bit BRGH
(TXSTA<2>). Parity is not supported by the hardware,
but can be implemented in software (and stored as the
ninth data bit). Asynchronous mode is stopped during
SLEEP.
Asynchronous mode is selected by clearing bit SYNC
(TXSTA<4>).
The USART Asynchronous module consists of the fol-
lowing important elements:
Baud Rate Generator
Sampling Circuit
Asynchronous Transmitter
Asynchronous Receiver
12.2.1
USART ASYNCHRONOUS
TRANSMITTER
The USART transmitter block diagram is shown in
Figure 12-5. The heart of the transmitter is the transmit
(serial) shift register (TSR). The shift register obtains its
data from the read/write transmit buffer, TXREG. The
TXREG register is loaded with data in software. The
TSR register is not loaded until the STOP bit has been
transmitted from the previous load. As soon as the
STOP bit is transmitted, the TSR is loaded with new
data from the TXREG register (if available). Once the
TXREG register transfers the data to the TSR register
(occurs in one T
CY
), the TXREG register is empty and
flag bit TXIF (PIR1<4>) is set. This interrupt can be
enabled/disabled by setting/clearing enable bit TXIE
( PIE1<4>). Flag bit TXIF will be set regardless of the
state of enable bit TXIE and cannot be cleared in soft-
ware. It will RESET only when new data is loaded into
the TXREG register. While flag bit TXIF indicated the
status of the TXREG register, another bit TRMT
(TXSTA<1>) shows the status of the TSR register.
STATUS bit TRMT is a read only bit which is set when
the TSR register is empty. No interrupt logic is tied to
this bit, so the user has to poll this bit in order to deter-
mine if the TSR register is empty.
Transmission is enabled by setting enable bit TXEN
(TXSTA<5>). The actual transmission will not occur
until the TXREG register has been loaded with data
and the baud rate generator (BRG) has produced a
shift clock (Figure 12-5). The transmission can also be
started by first loading the TXREG register and then
setting enable bit TXEN. Normally when transmission
is first started, the TSR register is empty, so a transfer
to the TXREG register will result in an immediate trans-
fer to TSR resulting in an empty TXREG. A back-to-
back transfer is thus possible (Figure 12-7). Clearing
enable bit TXEN during a transmission will cause the
transmission to be aborted and will RESET the trans-
mitter. As a result the RB2/TX/CK pin will revert to hi-
impedance.
In order to select 9-bit transmission, transmit bit TX9
(TXSTA<6>) should be set and the ninth bit should be
written to TX9D (TXSTA<0>). The ninth bit must be
written before writing the 8-bit data to the TXREG reg-
ister. This is because a data write to the TXREG regis-
ter can result in an immediate transfer of the data to the
TSR register (if the TSR is empty). In such a case, an
incorrect ninth data bit maybe loaded in the TSR regis-
ter.
RX
Baud CLK
x16 CLK
START bit
bit0
Samples
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3
Baud CLK for all but START bit
(RB1/RX/DT pin)
Note 1:
The TSR register is not mapped in data
memory so it is not available to the user.
2:
Flag bit TXIF is set when enable bit TXEN
is set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 16F628 | CAT 5E CROSSOVER PATCH CORD CABLE BLUE 1 FT |
| 16M0 | PC SERIAL MODEM CBL 50 FT |
| 16M0B | APPLE IIC CABLE TO IWRTR MODEM |
| 16M0BC | KEYBD.EXT. MINI DIN 4 MM 6 FT |
| 16M0BS | KEYBD.EXT. MINI DIN 4 MM 10 FT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 16LH | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder, Conductive Plastic Element (REC) |
| 16LH_08 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder |
| 16LH4A152WE | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder |
| 16LH4D152WE | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder |
| 16LH4E152WE | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。