參數(shù)資料
型號(hào)： 16LF628A
廠商： Microchip Technology Inc.
元件分類： 8位微控制器
英文描述： FLASH-Based 8-Bit CMOS Microcontrollers
中文描述： 基于閃存的8位CMOS微控制器
文件頁數(shù)： 107/168頁
文件大?。?/td> 3760K
代理商： 16LF628A
2002 Microchip Technology Inc.
Preliminary
DS40044A-page 105
PIC16F627A/628A/648A
14.5.1
RB0/INT INTERRUPT
External interrupt on RB0/INT pin is edge triggered:
either rising if INTEDG bit (OPTION<6>) is set, or fall-
ing, if INTEDG bit is clear. When a valid edge appears
on the RB0/INT pin, the INTF bit (INTCON<1>) is set.
This interrupt can be disabled by clearing the INTE
control bit (INTCON<4>). The INTF bit must be cleared
in software in the interrupt service routine before re-
enabling this interrupt. The RB0/INT interrupt can
wake-up the processor from SLEEP, if the INTE bit was
set prior to going into SLEEP. The status of the GIE bit
decides whether or not the processor branches to the
interrupt vector following wake-up. See Section 14.8
for details on SLEEP, and Figure 14-17 for timing of
wake-up from SLEEP through RB0/INT interrupt.
14.5.2
TMR0 INTERRUPT
An overflow (FFh
→
00h) in the TMR0 register will
set the T0IF (INTCON<2>) bit. The interrupt can
be
enabled/disabled
by
(INTCON<5>) bit. For operation of the Timer0 module,
see Section 6.0.
setting/clearing
T0IE
14.5.3
PORTB INTERRUPT
An input change on PORTB <7:4> sets the RBIF
(INTCON<0>) bit. The interrupt can be enabled/dis-
abled by setting/clearing the RBIE (INTCON<4>) bit.
For operation of PORTB (Section 5.2).
14.5.4
COMPARATOR INTERRUPT
See Section 10.6 for complete description of compara-
tor interrupts.
FIGURE 14-15:
INT PIN INTERRUPT TIMING
Note:
If a change on the I/O pin should occur
when the read operation is being executed
(starts during the Q2 cycle and ends before
the start of the Q3 cycle), then the RBIF
interrupt flag may not get set.
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
OSC1
CLKOUT
INT pin
INTF flag
(INTCON<1>)
GIE bit
(INTCON<7>)
INSTRUCTION FLOW
PC
Instruction
Fetched
Instruction
Executed
Interrupt Latency
PC
PC+1
PC+1
0004h
0005h
Inst (0004h)
Inst (0005h)
Dummy Cycle
Inst (PC)
Inst (PC+1)
Inst (PC-1)
Inst (0004h)
Dummy Cycle
Inst (PC)
—
Note
1:
2:
INTF flag is sampled here (every Q1).
Asynchronous interrupt latency = 3-4 Tcy. Synchronous latency = 3 Tcy, where Tcy = instruction cycle time. Latency
is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
CLKOUT is available in RC and INTOSC Oscillator mode.
For minimum width of INT pulse, refer to AC specs.
INTF is enabled to be set anytime during the Q4-Q1 cycles.
3:
4:
5:
(1)
(1)
(4)
(5)
(2)
(3)
相關(guān)PDF資料
PDF描述
16F628 CAT 5E CROSSOVER PATCH CORD CABLE BLUE 1 FT
16M0 PC SERIAL MODEM CBL 50 FT
16M0B APPLE IIC CABLE TO IWRTR MODEM
16M0BC KEYBD.EXT. MINI DIN 4 MM 6 FT
16M0BS KEYBD.EXT. MINI DIN 4 MM 10 FT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
16LH 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder, Conductive Plastic Element (REC)
16LH_08 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder
16LH4A152WE 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder
16LH4D152WE 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder
16LH4E152WE 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*