- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368731 > 16LF628A (Microchip Technology Inc.) FLASH-Based 8-Bit CMOS Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | 16LF628A |
| 廠商： | Microchip Technology Inc. |
| 元件分類： | 8位微控制器 |
| 英文描述： | FLASH-Based 8-Bit CMOS Microcontrollers |
| 中文描述： | 基于閃存的8位CMOS微控制器 |
| 文件頁數(shù)： | 47/168頁 |
| 文件大?。?/td> | 3760K |
| 代理商： | 16LF628A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁
2002 Microchip Technology Inc.
Preliminary
DS40044A-page 45
PIC16F627A/628A/648A
6.0
TIMER0 MODULE
The Timer0 module timer/counter has the following
features:
8-bit timer/counter
Read/Write capabilities
8-bit software programmable prescaler
Internal or external clock select
Interrupt on overflow from FFh to 00h
Edge select for external clock
Figure 6-1 is a simplified block diagram of the Timer0
module. Additional information is available in the
PICmicro Mid-Range MCU Family Reference Man-
ual, DS33023.
Timer mode is selected by clearing the T0CS bit
(OPTION<5>). In Timer mode, the TMR0 register value
will increment every instruction cycle (without pres-
caler). If the TMR0 register is written to, the increment
is inhibited for the following two cycles. The user can
work around this by writing an adjusted value to the
TMR0 register.
Counter mode is selected by setting the T0CS bit. In
this mode the TMR0 register value will increment either
on every rising or falling edge of pin RA4/T0CKI. The
incrementing edge is determined by the source edge
(T0SE) control bit (OPTION<4>). Clearing the T0SE bit
selects the rising edge. Restrictions on the external
clock input are discussed in detail in Section 6.2.
The prescaler is shared between the Timer0 module
and the Watchdog Timer. The prescaler assignment is
controlled in software by the control bit PSA
(OPTION<3>). Clearing the PSA bit will assign the
prescaler to Timer0. The prescaler is not readable or
writable. When the prescaler is assigned to the Timer0
module, prescale value of 1:2, 1:4,..., 1:256 are
selectable. Section 6.3 details the operation of the
prescaler.
6.1
Timer0 Interrupt
Timer0 interrupt is generated when the TMR0 register
timer/counter overflows from FFh to 00h. This overflow
sets the T0IF bit. The interrupt can be masked by clear-
ing the T0IE bit (INTCON<5>). The T0IF bit
(INTCON<2>) must be cleared in software by the
Timer0 module interrupt service routine before re-
enabling this interrupt. The Timer0 interrupt cannot
wake the processor from SLEEP since the timer is shut
off during SLEEP.
6.2
Using Timer0 with External Clock
When an external clock input is used for Timer0, it must
meet certain requirements. The external clock
requirement is due to internal phase clock (T
OSC
)
synchronization. Also, there is a delay in the actual
incrementing of Timer0 after synchronization.
6.2.1
EXTERNAL CLOCK
SYNCHRONIZATION
When no prescaler is used, the external clock input is
the same as the prescaler output. The synchronization
of T0CKI with the internal phase clocks is
accomplished by sampling the prescaler output on the
Q2 and Q4 cycles of the internal phase clocks
(Figure 6-1). Therefore, it is necessary for T0CKI to be
high for at least 2T
OSC
(and a small RC delay of 20 ns)
and low for at least 2T
OSC
(and a small RC delay of
20 ns). Refer to the electrical specification of the
desired device.
When a prescaler is used, the external clock input is
divided by the asynchronous ripple-counter type
prescaler so that the prescaler output is symmetrical.
For the external clock to meet the sampling
requirement, the ripple-counter must be taken into
account. Therefore, it is necessary for T0CKI to have a
period of at least 4T
OSC
(and a small RC delay of 40 ns)
divided by the prescaler value. The only requirement
on T0CKI high and low time is that they do not violate
the minimum pulse width requirement of 10 ns. Refer to
parameters 40, 41 and 42 in the electrical specification
of the desired device. See Table 17-9.
相關PDF資料 |
PDF描述 |
|---|---|
| 16F628 | CAT 5E CROSSOVER PATCH CORD CABLE BLUE 1 FT |
| 16M0 | PC SERIAL MODEM CBL 50 FT |
| 16M0B | APPLE IIC CABLE TO IWRTR MODEM |
| 16M0BC | KEYBD.EXT. MINI DIN 4 MM 6 FT |
| 16M0BS | KEYBD.EXT. MINI DIN 4 MM 10 FT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 16LH | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder, Conductive Plastic Element (REC) |
| 16LH_08 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder |
| 16LH4A152WE | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder |
| 16LH4D152WE | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder |
| 16LH4E152WE | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder |
發(fā)布緊急采購，3分鐘左右您將得到回復。