
80
V830
TM
USER'S MANUAL
pin state immediately after reset ........................63
PLL control register ............................................68
PLLCR................................................................68
[R]
R/W ....................................................................24
READY ...............................................................24
RESET ........................................................ 26, 62
reset ...................................................................62
[S]
SIZ16B ...............................................................25
sleep mode.................................................. 65, 66
ST0-ST3.............................................................23
STBY instruction ......................................... 65, 67
stop acknowledge cycle .....................................67
stop mode ................................................... 65, 67
system register...................................................19
[V]
V
DD......................................................................................
26
[W]
write buffer .................................................. 19, 20
[Others]
16-bit bus mode .................................................45
16-bit bus sizing..............................................45
burst read cycle ..............................................55
burst write cycle..............................................56
bus cycle.........................................................50
bus cycle state transition ................................52
bus hold ..........................................................58
bus lock ..........................................................57
bus lock cycle .................................................57
bus state .........................................................50
byte/halfword access ......................................45
control signal timing........................................57
operand read ..................................................48
operand write..................................................49
read cycle .......................................................48
relationship between external access and
byte enable signal...........................................47
relationship between external access and
data bus..........................................................47
single read cycle.............................................53
single write cycle ............................................54
word access....................................................46
write buffer ......................................................59
write cycle.......................................................49
32-bit bus mode .................................................33
burst read cycle ..............................................40
burst write cycle..............................................41
bus cycle.........................................................36
bus hold ..........................................................43
bus lock ..........................................................42
bus lock cycle .................................................42
bus state .........................................................36
control signal timing........................................42
operand read ..................................................34
operand write..................................................35
read cycle .......................................................34
relationship between external access and
byte enable signal...........................................33
relationship between external access and
data bus..........................................................33
single read cycle.............................................38
single write cycle ............................................39
write buffer ......................................................44
write cycle.......................................................35
32-bit multiplier...................................................19