- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373821 > ZR36060 (Zoran Corporation) Integrated JPEG Codec(集成JPEG編解碼器) PDF資料下載
參數(shù)資料
| 型號： | ZR36060 |
| 廠商： | Zoran Corporation |
| 元件分類： | Codec |
| 英文描述： | Integrated JPEG Codec(集成JPEG編解碼器) |
| 中文描述： | 綜合JPEG編解碼器（集成的JPEG編解碼器） |
| 文件頁數(shù)： | 33/46頁 |
| 文件大?。?/td> | 307K |
| 代理商： | ZR36060 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
31
Integrated JPEG CODEC
8.3 Video Registers
Video Control Register
Address 0x030
SyncMstr:
The ZR36060 is the Master or Slave of the Video syncs.
0
- Slave of Video syncs
1
- Master of Video syncs
FIExt:
Field detection by external pin or decoding from H/VSYNC.
0
- Field detection (even/odd) by latching HSYNC with VSYNC
1
- Detect even/odd via the dedicated FI pin
FIVedge:
Defines the start of a video field at the leading or trailing edge of VSYNC
(affects the reset point for the vertical counters, the FI signal state change, the next
field search upon START, and DATERR assertion when VSYNC arrives before
end of field compression).
0
- Leading edge of VSYNC
1
- Trailing edge of VSYNC
FIDet:
Detection/meaning of correct field (after FIExt parameter).
0
- ODD fields: FI is low, or VSYNC latches the HSYNC pulse
1
- ODD fields: FI is high, or VSYNC latches the middle of a line
Range:
Defines the full-scale range of the video bus pixels data in decompres-
sion. Has no effect in compression.
0
- Pixel values are full-scale with 256 levels.
1
- Pixel values limited between [16,235] (per CCIR 60.)
Video8:
Defines the video bus width.
0
- 16-bit video bus
1
- 8-bit video bus
Video Polarity Register
Address 0x031
VSPol:
Polarity for the VSYNC signal (note that this parameter is totally indepen-
dent of the FIVedge parameter)
0
- Sync pulse is active low
1
- Sync pulse is active high
HSPol:
Polarity for the HSYNC signal
0
- Sync pulse is active low
1
- Sync pulse is active high
FIPol:
Polarity for the FIeld Identification signal
0
- ODD fields: FI is low
1
- ODD fields: FI is high
BLPol:
Polarity for the BLANK signal
0
- BLANK area is active low
1
- BLANK area is active high
SImgPol:
Polarity for the SUBIMG signal
0
- SUBIMG is low before SVStart, SHStart and after SVEnd, SHEnd
1
- SUBIMG is high before SVStart, SHStart and after SVEnd, SHEnd
PoePol:
Polarity for the POE signal to permit floating (disabling) of the ZR36060
video bus during decompression:
0
- Disable bus when input is low
1
- Disable bus when input is high
PValPol:
Polarity for the PVALID signal
0
- Pixels are valid when PVALID is low
1
- Pixels are valid when PVALID is high
VCLKPol:
Polarity for the VCLK signal (used in 16-bit video width only)
0
- Pixels are valid when VCLK is low
1
- Pixels are valid when VCLK is high
Address: 0x032
HScale:
Horizontal down or up scaling (depending on compression/
decompression)
00b - No scaling
01b - 2:1 scaling ratio, with fixed horizontal filtering
10b - 4:1 scaling ratio, with fixed horizontal filtering
11b - Not used
VScale:
Vertical down or up scaling (depending on compression/decompression)
0
- No scaling
1
- In compression, only even indexed lines (0,2,..) are processed. In decom-
pression, duplicate video lines
Background Color Registers
Address: 0x033 - 0x035
BackX:
Y, U, V components for the background color (used only in
decompression)
0x030
type
7
6
5
0
–
X
4
0
–
X
3
2
1
0
Video8
R/W
X
default
Range
–
X
FIDet
R/W
X
FIVedge
R/W
X
FIExt
R/W
X
SyncMstr
R/W
0
0x031
type
7
6
5
4
3
2
1
0
VCLKPol
R/W
X
default
PValPol
R/W
X
PoePol
R/W
X
SImgPol
R/W
X
BLPol
R/W
X
FIPol
R/W
X
HSPol
R/W
X
VSPol
R/W
X
0x032
type
7
0
–
X
6
0
–
X
5
0
–
X
4
0
–
X
3
0
–
X
2
1
0
default
VScale
R/W
X
HScale
R/W
X
R/W
X
0x033
0x034
0x035
7
6
5
4
BackY[7:0]
BackU[7:0]
BackV[7:0]
3
2
1
0
R/W
X
default
type
相關PDF資料 |
PDF描述 |
|---|---|
| ZR36060 | Circular Connector; No. of Contacts:19; Series:; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:14; Circular Contact Gender:Socket; Circular Shell Style:Cable Receptacle; Insert Arrangement:14-19 |
| ZR36060PQC | Integrated JPEG CODEC |
| ZR36067 | AV PCI CONTROLLER |
| ZR36067PQC | AV PCI CONTROLLER |
| ZR36067 | PCI Adapter Intended for Multimedia Applications on PCI Systems(PCI（外圍部件互連）適配器（用于PCI系統(tǒng)的多媒體）) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ZR36060PQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Integrated JPEG CODEC |
| ZR36060PQC-27 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| ZR36060PQC-29.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| ZR36067 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AV PCI CONTROLLER |
| ZR36067PQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AV PCI CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。