- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373784 > ZL30410 (Zarlink Semiconductor Inc.) CONN HDR INVERSE 30POS 5ROW VERT PDF資料下載
參數(shù)資料
| 型號： | ZL30410 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | CONN HDR INVERSE 30POS 5ROW VERT |
| 中文描述： | 多業(yè)務(wù)線卡鎖相環(huán) |
| 文件頁數(shù)： | 9/38頁 |
| 文件大小： | 400K |
| 代理商： | ZL30410 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
ZL30410
Data Sheet
9
Zarlink Semiconductor Inc.
Figure 3 - Core PLL Functional Block Diagram
2.2.1 Digitally Controlled Oscillator (DCO)
The DCO is an arithmetic unit that continuously generates a stream of numbers that represent the phase-locked
clock. These numbers are passed to the Clock Synthesizer (see section 2.3) where they are converted into
electrical clock signals of various frequencies.
2.2.2 Filters
In Normal mode, the clock generated by the DCO is phase-locked to the input reference signal and band-limited to
meet synchronization standards. The ZL30410 provides two hardware selectable (FCS pin) filtering options. The
filtering characteristics are similar to a first order low pass filter with corner frequencies that support international
standards:
-
6 Hz
filter: supports G.813 Option 1 Clock
-
12 Hz
filter: supports line card applications for G.812, G.813, GR-1244 and GR-253
2.2.3 Lock Indicator (LOCK)
The ZL30410 is considered locked (LOCK pin high) when the residual phase movement after declaring locked
condition does not exceed 20 ns; as required by standard wander generation MTIE and TDEV tests. To ensure the
integrity of the LOCK status indication, the ZL30410 holds LOCK pin low for a minimum of one second before
declaring lock. The ZL30410’s locking process allows it to lock within the specified locking times to references with
a fractional frequency offset of up to ±20 ppm.
2.2.4 Reference Alignment (RefAlign)
When the ZL30410 finishes locking to a reference an arbitrary phase difference will remain between its output
clocks and its reference; this phase difference is part of the normal operation of the ZL30410. If so desired, the
output clocks can be brought into phase alignment with the PLL reference by using the RefAlign control pin.
FSM
DCO
Filters
Phase
Detector
MUX
LOCK
RefAlign
FCS
HOLDOVER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30410QCC | CONN SOCKET R/A 4R0W 24POS SLD |
| ZL30414 | SONET/SDH Clock Multiplier PLL |
| ZL30414QGC | SONET/SDH Clock Multiplier PLL |
| ZL30414QGC1 | SONET/SDH Clock Multiplier PLL |
| ZL30415 | SONET/SDH Clock Multiplier PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30410_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-service Line Card PLL |
| ZL30410QCC | 制造商:Microsemi Corporation 功能描述:PLL CLOCK GEN SGL UP TO 19.44MHZ 80LQFP EP - Trays |
| ZL30410QCC1 | 制造商:Microsemi Corporation 功能描述: |
| ZL30410QCG1 | 制造商:Microsemi Corporation 功能描述:IC SONET/SDH NETWORK ELEMENT PLL 制造商:Microsemi Corporation 功能描述:LEAD FREE SONET/SDH NETWORK ELEMENT PLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC PLL SONET/SDH/PDH 80LQFP 制造商:Microsemi Corporation 功能描述:IC PLL SONET/SDH/PDH 80LQFP |
| ZL30414 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。