參數(shù)資料
型號(hào): XRT91L82IB
廠商: EXAR CORP
元件分類: 數(shù)字傳輸電路
英文描述: 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
中文描述: TRANSCEIVER, PBGA196
封裝: 15 X 15 MM, STBGA-196
文件頁(yè)數(shù): 25/59頁(yè)
文件大?。?/td> 414K
代理商: XRT91L82IB
xr
REV. P1.0.5
PRELIMINARY
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L82
22
2.7
When operating the 16-bit Differential bus in LVDS mode, a 402
external resistor is needed across XRES1P
and XRES1N to properly bias the RXDO[15:0]P/N and RXPCLKOP/N pins. Figure 8 shows the proper biasing
resistor installed.
Receive Parallel Interface LVDS Operation
2.8
The parallel receiver data outputs are automatically pulled "Low" during a LOSD condition to prevent data
chattering. However, the user must select the proper SDEXT polarity for the optical module used. In addition,
by pulling DISRD "Low", the receiver data outputs will be muted asynchronously or forced to a logic state of "0"
regardless of the data input stream.
2.9
Parallel Receive Clock Output Disable
Like DISRD, DISRDCLK is used to mute the parallel receiver clock output RXPCLKOP/N regardless of the
data input stream. By pulling DISRDCLK "Low", the receiver clock output will be asynchronously muted
whenever desired.
2.10
Receive Parallel Data Output Timing
The receive parallel data output from the STS-48/STM-16 receiver will adhere to the setup and hold times
shown in Figure 9 and Table 7.
F
IGURE
9. R
ECEIVE
P
ARALLEL
O
UTPUT
T
IMING
Parallel Receive Data Output Disable/Mute Upon LOSD
T
ABLE
7: R
ECEIVE
P
ARALLEL
D
ATA
AND
C
LOCK
O
UTPUT
T
IMING
S
PECIFICATIONS
F
IGURE
8. LVDS
EXTERNAL
BIASING
RESISTORS
S
YMBOL
P
ARAMETER
M
IN
T
YP
M
AX
U
NITS
t
RXPCLKO
Receive parallel clock output period (155.52 MHz non-FEC rate)
6.43
ns
t
RXPCLKO
Receive parallel clock output period (166.63 MHz FEC rate)
6.00
ns
t
RX_INV
RXPCLKOP/N "Low" to data invalid window
1000
ps
t
RX_DEL
RXPCLKOP/N "Low" to data delay
900
ps
RX
DUTY
RXPCLKOP/N Duty Cycle
45
55
%
XRES1N
XRES1P
402
+/- 1 % tolerance
pin E14
pin F14
RXPCLKOP/N
RXDO[15:0]P/N
t
RX_INV
t
RXPCLKO
t
RX_INV
t
RX_DEL
SAMPLE WINDOW
t
RX_DEL
相關(guān)PDF資料
PDF描述
XRT94L31_07 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
XRT94L31 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER
XRT94L31IB 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER
XRT94L43A SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
XRT94L43 SONET/SDH STS-12/STM-4 TO E3/DS3/STS-1 MAPPER/DEMAPPER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT91L82IB-F 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
XRT94L31 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
XRT94L31_07 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
XRT94L31ES-L04 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT94L31IB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray