TABLE
參數(shù)資料
型號: XRT86VL38IB-F
廠商: Exar Corporation
文件頁數(shù): 28/160頁
文件大?。?/td> 0K
描述: IC LIU/FRAMER T1/E1/J1 8CH 420BG
標(biāo)準(zhǔn)包裝: 40
控制器類型: T1/E1/J1 調(diào)幀器,LIU
電源電壓: 3.3V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 420-BBGA
供應(yīng)商設(shè)備封裝: 420-PBGA
包裝: 托盤
其它名稱: 1016-1487
XRT86VL38IB-F-ND
XRT86VL38
118
REV. V1.2.0
OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
TABLE 99: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2)
HEX ADDRESS: 0XnB17
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
7
Reserved
-
Reserved
6
TxSOT ENB
R/W
0
Transmit HDLC2 Controller Start of Transmission (TxSOT)
Interrupt Enable
This bit enables or disables the “Transmit HDLC2 Controller Start of
Transmission (TxSOT) “Interrupt within the XRT86VL38 device.
Once this interrupt is enabled, the Transmit HDLC2 Controller will
generate an interrupt when it has started to transmit a data link mes-
sage.
0 = Disables the Transmit HDLC2 Controller Start of Transmission
(TxSOT) interrupt.
1 = Enables the Transmit HDLC2 Controller Start of Transmission
(TxSOT) interrupt.
5
RxSOT ENB
R/W
0
Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt
Enable
This bit enables or disables the “Receive HDLC2 Controller Start of
Reception (RxSOT) “Interrupt within the XRT86VL38 device. Once
this interrupt is enabled, the Receive HDLC2 Controller will generate
an interrupt when it has started to receive a data link message.
0 = Disables the Receive HDLC2 Controller Start of Reception
(RxSOT) interrupt.
1 = Enables the Receive HDLC2 Controller Start of Reception
(RxSOT) interrupt.
4
TxEOT ENB
R/W
0
Transmit HDLC2 Controller End of Transmission (TxEOT) Inter-
rupt Enable
This bit enables or disables the “Transmit HDLC2 Controller End of
Transmission (TxEOT) “Interrupt within the XRT86VL38 device.
Once this interrupt is enabled, the Transmit HDLC2 Controller will
generate an interrupt when it has finished transmitting a data link
message.
0 = Disables the Transmit HDLC2 Controller End of Transmission
(TxEOT) interrupt.
1 = Enables the Transmit HDLC2 Controller End of Transmission
(TxEOT) interrupt.
3
RxEOT ENB
R/W
0
Receive HDLC2 Controller End of Reception (RxEOT) Interrupt
Enable
This bit enables or disables the “Receive HDLC2 Controller End of
Reception (RxEOT) “Interrupt within the XRT86VL38 device. Once
this interrupt is enabled, the Receive HDLC2 Controller will generate
an interrupt when it has finished receiving a complete data link mes-
sage.
0 = Disables the Receive HDLC2 Controller End of Reception
(RxEOT) interrupt.
1 = Enables the Receive HDLC2 Controller End of Reception
(RxEOT) interrupt.
相關(guān)PDF資料
PDF描述
V72A36C400BF CONVERTER MOD DC/DC 36V 400W
V72A36C400BL3 CONVERTER MOD DC/DC 36V 400W
V72A36C400BL CONVERTER MOD DC/DC 36V 400W
V72A28C400BG3 CONVERTER MOD DC/DC 28V 400W
V72A28C400BG CONVERTER MOD DC/DC 28V 400W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT86VL38IB-F 制造商:Exar Corporation 功能描述:T1/E1 Framer Combo IC
XRT86VL3X 制造商:EXAR 制造商全稱:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VL3X_07 制造商:EXAR 制造商全稱:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VL3X_0710 制造商:EXAR 制造商全稱:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VX38 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION