- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1975 > XR16M598IQ100-F (Exar Corporation)IC UART FIFO 16B OCTAL 100QFP PDF資料下載
參數(shù)資料
| 型號： | XR16M598IQ100-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 11/58頁 |
| 文件大小： | 0K |
| 描述： | IC UART FIFO 16B OCTAL 100QFP |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 特點： | * |
| 通道數(shù)： | 8 |
| FIFO's： | 16 字節(jié) |
| 規(guī)程： | RS485 |
| 電源電壓： | 1.62 V ~ 3.63 V |
| 帶自動流量控制功能： | 是 |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動位檢測功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-BQFP |
| 供應(yīng)商設(shè)備封裝： | 100-QFP（14x20） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
XR16M598
19
REV. 1.0.0
1.62V TO 3.63V HIGH PERFORMANCE OCTAL UART WITH 16-BYTE FIFO
2.13
Auto RS-485 Half-duplex Control
The auto RS-485 half-duplex direction control changes the behavior of the transmitter when enabled by FCTR
bit-5. It also changes the behavior of the transmit empty interrupt (see Table 3). It asserts RTS# or DTR#
(LOW) after a specified delay indicated in MSR[7:4] following the last stop bit of the last character that has
been transmitted. This helps in turning around the transceiver to receive the remote station’s response. The
delay optimizes the time needed for the last transmission to reach the farthest station on a long cable network
before switching off the line driver. This delay prevents undesirable line signal disturbance that causes signal
degradation. When the host is ready to transmit next polling data packet again, it only has to load data bytes to
the transmit FIFO. The transmitter automatically de-asserts RTS# or DTR# output (HIGH) prior to sending the
data. The auto RS-485 half-duplex direction control also changes the transmitter empty interrupt to TSR empty
instead of THR empty.
2.13.1
Normal Multidrop Mode
Normal multidrop mode is enabled when MSR bit-0 = 1 and EFR bit-5 = 0 (Special Character Detect disabled).
The receiver is set to Force Parity 0 (LCR[5:3] = ’111’) in order to detect address bytes.
With the receiver initially disabled, it ignores all the data bytes (parity bit = 0) until an address byte is received
(parity bit = 1). This address byte will cause the UART to set the parity error. The UART will generate an LSR
interrupt and place the address byte in the RX FIFO. The software then examines the byte and enables the
receiver if the address matches its slave address, otherwise, it does not enable the receiver.
If the receiver has been enabled, the receiver will receive the subsequent data. If an address byte is received,
it will generate an LSR interrupt. The software again examines the byte and if the address matches its slave
address, it does not have to anything. If the address does not match its slave address, then the receiver
should be disabled.
2.13.2
Auto Address Detection
Auto address detection mode is enabled when MSR bit-0 = 1 and EFR bit-5 = 1. The desired slave address
will need to be written into the XOFF2 register. The receiver will try to detect an address byte that matches the
porgrammed character in the XOFF2 register. If the received byte is a data byte or an address byte that does
not match the programmed character in the XOFF2 register, the receiver will discard these data. Upon
receiving an address byte that matches the XOFF2 character, the receiver will be automatically enabled if not
already enabled, and the address character is pushed into the RX FIFO along with the parity bit (in place of the
parity error bit). The receiver also generates an LSR interrupt. The receiver will then receive the subsequent
data. If another address byte is received and this address does not match the programmed XOFF2 character,
then the receiver will automatically be disabled and the address byte is ignored. If the address byte matches
XOFF2, the receiver will put this byte in the RX FIFO along with the parity bit in the parity error bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16M654IQ100-F | IC UART FIFO 64B QUAD 100QFP |
| XR16M670IL32-F | IC UART FIFO 32B 32QFN |
| XR16M680IM48-F | IC UART FIFO 32B 48TQFP |
| XR16M681IL32-F | IC UART FIFO 64B 32QFN |
| XR16M698IQ100-F | IC UART FIFO 32B OCTAL 100QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR16M654 | 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 64-BYTE FIFO |
| XR16M654D | 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 64-BYTE FIFO |
| XR16M654DIV-0A-EVB | 功能描述:界面開發(fā)工具 Eval Board for XR16M654DIV-0A RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR16M654DIV-0B-EVB | 功能描述:界面開發(fā)工具 Eval Board for XR16M654DIV-0B RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR16M654DIV64 | 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 64-BYTE FIFO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。