T
參數(shù)資料
型號: XC6SLX100T-3FG484I
廠商: Xilinx Inc
文件頁數(shù): 48/89頁
文件大小: 0K
描述: IC FPGA SPARTAN 6 484FGGBGA
標(biāo)準(zhǔn)包裝: 60
系列: Spartan® 6 LXT
LAB/CLB數(shù): 7911
邏輯元件/單元數(shù): 101261
RAM 位總計: 4939776
輸入/輸出數(shù): 296
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 484-BBGA
供應(yīng)商設(shè)備封裝: 484-FBGA
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
52
TDSPDCK_OPMODE_PREG/
TDSPCKD_OPMODE_PREG
OPMODE input to P register CLK
Yes
6.21/
–0.84
7.27/
–0.84
7.27/
–0.84
10.43/
–0.84
ns
No
Yes
1.69/
–0.87
1.98/
–0.87
1.98/
–0.87
3.62/
–0.87
ns
No
Yes
2.09/
–0.22
2.30/
–0.22
2.30/
–0.22
3.79/
–0.22
ns
Clock to Out from Output Register Clock to Output Pin
TDSPCKO_P_PREG
CLK (PREG) to P output
N/A
1.20
1.34
1.90
ns
Clock to Out from Pipeline Register Clock to Output Pins
TDSPCKO_P_MREG
CLK (MREG) to P output
N/A
Yes
3.38
3.95
5.83
ns
Clock to Out from Input Register Clock to Output Pins
TDSPCKO_P_A1REG
CLK (A1REG) to P output
N/A
Yes
5.02
5.87
9.65
ns
TDSPCKO_P_B1REG
CLK (B1REG) to P output
N/A
Yes
5.02
5.87
9.63
ns
TDSPCKO_P_CREG
CLK (CREG) to P output
N/A
Yes
3.12
3.64
5.24
ns
TDSPCKO_P_DREG
CLK (DREG) to P output
Yes
6.77
7.92
12.53
ns
Combinatorial Delays from Input Pins to Output Pins
TDSPDO_A_P
A input to P output
N/A
No
Yes
2.85
3.33
4.73
ns
N/A
Yes
No(2)
3.35
3.93
6.74
ns
N/A
Yes
4.56
5.22
8.94
ns
TDSPDO_B_P
B input to P output
Yes
No
No(2)
3.22
3.76
5.55
ns
Yes
No(2)
6.01
6.54
9.76
ns
Yes
6.27
7.34
11.96
ns
TDSPDO_C_P
C input to P output
N/A
Yes
2.69
3.15
4.68
ns
TDSPDO_D_P
D input to P output
Yes
6.31
7.38
11.81
ns
TDSPDO_OPMODE_P
OPMODE input to P output
Yes
6.43
7.52
11.84
ns
No
Yes
4.84
5.66
9.25
ns
No
Yes
3.11
3.49
5.03
ns
Maximum Frequency
FMAX
All registers used
Yes
390
333
213
MHz
Notes:
1.
A Yes signifies that the component is in the path. A No signifies that the component is being bypassed. N/A signifies not applicable because
no path exists.
2.
Implemented in the post-adder by adding to zero.
Table 44: DSP48A1 Switching Characteristics (Cont’d)
Symbol
Description
Pre-
adder
Multiplier
Post-
adder
Speed Grade
Units
-3
-3N
-2
-1L
相關(guān)PDF資料
PDF描述
25LC128X-I/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
XC6SLX100T-3FGG484I IC FPGA SPARTAN 6 101K 484FGGBGA
25LC128XT-I/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
25AA128XT-I/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
XC4VFX12-10SF363I IC FPGA VIRTEX-4FX 363FCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC6SLX100T-3FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA 376 I/O 676FCBGA 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 101K 676BGA
XC6SLX100T-3FG676I 功能描述:IC FPGA SPARTAN 6 676FGGBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX100T-3FG900C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA 498 I/O 900FBGA
XC6SLX100T-3FG900I 功能描述:IC FPGA SPARTAN 6 900FGGBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX100T-3FGG484C 功能描述:IC FPGA SPARTAN 6 101K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計:226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)